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Abstract
AC-DC power electronic converters are widely used for electrical power
conversion in many industrial applications such as for telecom equipment, information
technology equipment, electric vehicles, space power systems and power systems based
on renewable energy resources. Conventional AC-DC converters generally have two
conversion stages – an AC-DC front-end stage that operates with some sort of power
factor correction to ensure good power quality at the input, and a DC-DC conversion
stage that takes the DC output of the front-end converter and converts it to the desired
output DC voltage. Due to the cost of having two separate and independent converters,
there has been considerable research on so-called single-stage converters – converters
that can simultaneously perform AC-DC and DC-DC conversion with only a single
converter stage. In spite of the research that has been done on AC-DC single-stage, there
is still a need for further research to improve their performance.
The main focus of this thesis is on development of new and improved AC-DC
single-stage converters that are based on multilevel circuit structures (topologies) and
principles instead of conventional two-level ones. The development of a new DC-DC
multilevel converter is a secondary focus of this thesis. In this thesis, a literature survey
of state of the art AC-DC and DC-DC converters is performed and the drawbacks of
previous proposed converters are reviewed. A variety of new power electronic converters
including new single-phase and three-phase converters and a new DC-DC converter are
then proposed. The steady-state characteristics of each new converter is determined by
mathematical analysis, and, once determined, these characteristics are used to develop a
procedure for the design of key converter components. The feasibility of all new
converters is confirmed by experimental results obtained from proof-of-concept
prototype converters. Finally, the contents of the thesis are summarized and conclusions
about the effectiveness of using multilevel converter principles to improve the
performance of AC-DC and DC-DC converters are made.
KEY WORDS: Single-Phase AC-DC Rectifiers, Three-Phase AC-DC Rectifiers,
Power Factor Correction, Single-Stage Converters, DC-DC Converters, Multilevel
Converters.
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Chapter 1
1.

Introduction
Power electronics is the application of semiconductor devices for the control and

conversion of electric power. Power electronic converters can be found in any application
that needs to modify a form of electrical energy (i.e. change its voltage, current or
frequency). They can be classified according to the type of the input and output. As a
result, power electronic converters can be;
•

AC to DC (rectifier)

•

DC to DC

•

DC to AC (inverter)

•

AC to AC
The main focus of the research for this thesis has been mainly on AC-DC with so-

called multilevel or three-level structures, with some of this work extended to DC-DC
converters. In this thesis, several new converter topologies are proposed, their steadystate characteristics are determined by mathematical analysis, and their design is
examined. The feasibility of each proposed converter is confirmed with experimental
results obtained from a proof-of-concept prototype and the main points of the thesis are
summarized at the end.

1.1. Single-Phase AC-DC Converters (Rectifiers)
AC-DC converters are typically used in many industrial and commercial
applications including personal computers, battery chargers, telecommunication power
supplies, etc. Switch mode AC-DC converters are the first block in any power conversion
system that supplies power from an AC source such as the utility mains to any load. An
AC-DC power supply should operate in such a way that the input current and voltage are
purely sinusoidal and in phase with each other to comply with harmonic standards and
thus ensure a good input power factor [1]. Such harmonic standards include IEC 1000-3-

2
2 [2], IEC 1000-3-4 [3] and IEEE-519-1992 [4]. As a result, power factor correction
(PFC) techniques are typically used in AC-DC power converters to ensure that these
standards are met.
The concept of power factor originated from the need to quantify how efficiently a
power converter utilizes the current that it draws from an AC power system. The true
power factor at the power converter is defined as the ratio of average power to apparent
power, or
 =




(1.1)

If the power factor is less than one, they have to supply more current to the power
converter for a given amount of power use.

1.1.1. Power Factor Correction Techniques
There are several PFC techniques that can be used to remove current harmonics
and thus improve the overall system power factor. The two main methods to eliminate or
at least reduce the input line current harmonics are

1.1.1.1.

•

Passive power factor correction

•

Active power factor correction

Passive Power Factor Correction

One of the simplest and most straightforward methods to reduce input current
harmonics is by using passive circuits. A passive circuit consisting of passive reactive
elements can be located either at the input or at the output side of the input rectifier of an
AC-DC converter. Several passive PFC techniques have been investigated in the
literature, such as adding an LC filter at the output of the diode bridge rectifier, as shown
in Fig.1.1. Passive PFC techniques have several advantages and disadvantages. High
efficiency, low EMI and simple implementation are the advantages of these techniques,
but the main drawback is that they make the converter heavy and bulky. This drawback
limits the applications in which passive PFC methods can be used [5].

3

Fig.1.1. Two-stage AC-DC
AC
PWM converter with diode rectifier/LC
rectifier/LC filter front.

1..1.1.2.

Active Power Factor Correction

Active power factor correction (PFC) techniques use switching converters to shape
the input current drawn by the AC-DC
DC converter so that it is sinusoidal and in phase with
the input voltage waveform; therefore, the input power factor is almost unity. Active
Active PFC
has many advantages over passive PFC such as higher power factor, lower harmonic
content, smaller converter size due to the ability to use high switching frequencies, and
lighter weight. Active PFC methods, however, are more difficult to implement than
th
passive PFC methods because of the challenges involved in designing an active power
converter [5].
There are two general types of active PFC for an AC-DC
DC converter with
transformer isolation: two-stage
two stage PFC techniques and single-stage
single stage PFC techniques. These
The
techniques are discussed below.
A. Two-Stage
Stage PFC Converter

Typical AC-DC power converters with transformer isolation are implemented with
two converter stages: an AC-DC conversion (rectifying) stage and an isolated DC-DC
DC
conversion stage.
stage A block diagram of a two-stage
two stage ac-dc
ac dc converter is shown in Fig.1.2.
Fig. 2. An

4
AC-DC boost converter is used in the rectifying stage for most applications and it
actively shapes the input line current so that it is almost sinusoidal, with a harmonic
content compliant with agency standards. The input current can either be discontinuous
or continuous. The DC-DC converter is used to regulate the output voltage and it can be a
forward, a flyback or any other step down isolated DC-DC converter.

Diode
Bridge

Vac

Power Factor
Correction
Circuit

DC-DC
Converter

Load

Fig.1.2. Block diagram of standard two-stage PFC AC-DC converter.
B. Single-Stage PFC Converter

Although two-stage PFC converters are attractive because they can operate with a
high input power factor, they can be expensive because they have two switch-mode
converters in their topologies. The cost and complexity of the overall two stage converter
has led to the emergence of single-stage power-factor-corrected (SSPFC) converters.
Efforts have been made to develop smaller converters with fewer switches that can
comply with regulatory agency standards and be more cost effective than two-stage
converters, with the same performance. SSPFC circuits are required to provide the
features of both the power factor correction in addition to those of the DC-DC converter
cascaded with it.

1.1.2. Review of Single-Phase Single-Stage PFC Converters
There have been numerous publications about SSPFC converters, particularly for
low-power AC-DC flyback and forward converters [6]–[24]. These cheaper and simpler
converters are widely used in industry and their properties and characteristics have been

5
well established. Research on the topic of higher power AC-DC
AC
single--stage full-bridge
bridge
converters, however, has proved
proved to be more challenging, and thus there have been much
fewer publications [25]-[32].
[25] [32].
Previously proposed single-stage
single stage AC-DC full-bridge
bridge converters
converters can be classified
as belonging among the following types:
• Resonant converters: These converters have resonant elements such as inductors
and capacitors that are connected in series and/or parallel to the primary of their
power transformer [27], [32]. They
They must be controlled using variable switchingswitching
frequency control. As a result, it is difficult to optimize their design (especially
their magnetic components) as they must be able to operate over a wide range of
switching frequency.
• Current-fed
Current fed PWM converters: These converters have a boost inductor connected
to the input of the full-bridge
full ridge circuit; one such converter is shown in Fig. 1.3.
Although they can achieve a near-unity
near unity input power factor, they lack an energyenergy
storage capacitor across the primary-side
primary side dc bus, which can result in the appearance
of high voltage overshoots and ringing
ringing across the dc bus. The lack of such a
capacitor also causes the output voltage to have a large low-frequency
low frequency 120-Hz
120
ripple that limits their application.

Fig.1.3.
3. Boost-based
Boost based current-fed
current
AC
AC-DC
PWM integrated full-bridge
full bridge converter [26].
[26]
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• Voltage-fed
Voltage fed PWM converters:

These converters have a large energy-storage
energy storage

capacitor connected across their primary-side
primary side dc bus [26], [28]-[31],
[28] [31], as shown in
Fig.1.4.
4. These converters do not have the drawbacks of resonant and current-fed
current
SSPFC converters. They operate with fixed switching frequency, and the bus
capacitor prevents voltage overshoots and ringing from appearing across the dc bus
and keeps the 120-Hz
Hz ac component from appearing at the output.

( Voltage-fed
(a)
fed PWM full-bridge
full bridge converter [26]

(b)) Voltage-fed
fed PWM full-bridge
full bridge converter with auxiliary winding [28]
[2
Fig.1.4. Some voltage-fed
voltage fed PWM full-bridge
full bridge converters.
converters
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Although voltage-fed, single-stage PWM full-bridge converters seem to be the most
promising single-stage converters, they have disadvantages that have limited their use.
Most of these drawbacks are because


They are controlled by a single-controller and the dc bus voltage is left
unregulated;



They are implemented with two-level topologies that subject the
converter components to high voltage stresses.

Due to these disadvantages, voltage-fed converters have the following drawbacks:
• The primary-side dc bus voltage of the converter may become excessive under
high-input-line and low-output-load conditions. Since the dc bus voltage is left
unregulated, it is dependent on the converter’s input line and output load
operating conditions and component values. The high dc bus voltage results in
the need for higher voltage rated devices and very large bulk capacitors for the
dc bus. For example, the converters in [26], [28]-[29] have a dc bus voltage of
600 V.
• The input power factor of a single-stage voltage-fed converter is not as high as
that of current-fed converters. For example, the converter proposed in [28] has
an input current that is neither continuous nor discontinuous, but is “semicontinuous” with a considerable amount of distortion.
• The converter operates with an output inductor current that is discontinuous for
all operation conditions. This results in the need for components that can handle
high peak currents, and additional output filtering to remove ripple [26]-[32].
Most of the drawbacks of voltage-fed SSPFC PWM converters are due to the fact
that their switches can be exposed to very high voltages (> 800 V). The converter can be
designed to limit this voltage by decreasing the output inductor or increasing the input
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inductor, but doing so results in the above-mentioned drawbacks. If the converter can
somehow be designed so that its switches are exposed to less voltage, then there will be
less need to degrade the performance of the converter.
DC-AC multilevel converters that limit the voltage that their switches are exposed
to half the dc bus voltage have been proposed in the power electronics literature and are
widely used in high voltage, low switching frequency applications [33]-[39]. They limit
the switch voltage by using two bulk capacitors across the dc bus instead of one so that
the midpoint of the bulk capacitors, which is half the dc bus voltage, can be used as a
connection point in the converter. Attempts have been made by researchers to implement
voltage-fed multilevel AC-DC SSPFC converters as a way to relax the switch stress
limitations placed on non-multilevel (two-level) converters, such as in [27], [32] and
[40]-[45]. Although these converters are promising, they still have many of the problems
of previously proposed two-level SSPFC converters stated above such as distorted input
currents, discontinuous output currents, and the need for variable switching frequency.

1.2. Three-Phase AC-DC Converters (Rectifiers)
In the later chapters of this thesis, an investigation will be made on whether
concepts that can be used for single-phase multilevel SSPFC converters can be extended
to higher power three-phase converters. In this section, previously proposed three-phase
SSPFC converters are reviewed and their drawbacks are stated.

1.2.1. Review of Three-Phase Single-Stage PFC Converters
As with single-phase AC-DC power conversion, three-phase AC-DC power
conversion with input power factor correction (PFC) and transformer isolation is
typically done using two converter stages - a six-switch front-end ac-dc converter is used
to do the PFC and the dc bus voltage regulation and a four-switch full-bridge converter is
used to do the DC-DC conversion. This two-stage approach, however, is expensive and
complicated – even more so with three-phase converters than with single-phase
converters - as it needs ten active switches along with associated gate drive and control
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circuitry. Moreover, the converter must be operated with sophisticated control methods
that require the sensing of certain key parameters such as the input currents and voltages;
this is especially true if online PWM techniques are used.
Researchers have tried to reduce the cost and complexity of the standard converter
by modifying the AC-DC front end converters. Proposed alternatives have included:
• Using three separate AC-DC boost converter modules as shown in Fig.1. 5 [46].
Although the modularity of this approach makes it attractive, it needs three
switch-mode converters making it expensive and complex.
• Using a reduced switch AC-DC converter as shown in Fig.1.6 [47] as the first
stage converter of a two-stage converter. Although this approach is cheaper than
conventional two-stage converters that use six-switch converters as the first
stage converter, it is only modestly so.
• Using a single-switch boost converter as shown in Fig.1.7 [48]. Although this
approach reduces the cost of the first stage AC-DC converter considerably, two
separate switch-mode converters are still needed to perform three-phase AC-DC
power conversion with transformer isolation.
A

B

B

C
C

A

Full
Wave
Bridge

dctodc

Full
Wave
Bridge

dctodc

Full
Wave
Bridge

dctodc

Dc bus

Fig.1.5. Three separate AC-DC boost converter modules [46].
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Dc Bus

Vo1

Vo2

Fig.1.6. Reduced switch AC-DC converter [47].

D
L1

La

L2

Lb
L3

Ca

Dc Bus

S

C

Lc
Cb

Cc

Fig.1.7. Single-switch boost converter [48].

Researchers have tried to further reduce the cost and complexity associated with
three-phase AC-DC power conversion and PFC by proposing single-stage converters that
integrate the functions of PFC and isolated DC-DC conversion in a single power
converter [49]-[58]. Several examples of single-stage converters are shown in Fig.1.8.
These single-stage converters, however, have similar drawbacks as those of single-phase
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SSPFC that have limited their widespread use. Since these drawbacks are the same as
those discussed above for single-phase
single phase converters,
converters they are
re not discussed here.

C5
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.
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r4
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(a) [50]
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S3
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(b) [51]

(c)[52]
Fig.1.8.. Three-phase,
Three phase, single-stage,
single stage, AC-DC converters.

R
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Since the problems associated with three-phase SSPFC converters are similar to
those of single-phase SSPFC converters, it would seem that the solutions to these
problems would be similar as well. It is not automatic, however, that a single-phase
solution is appropriate for three-phase converter and vice versa, that a three-phase
solution can be implemented in a single-phase converter. This is because of the different
power levels and the fact that some topologies make use of the three-phase neutral
connection, which is not possible in single-phase converters.

1.3. DC-DC Converters
Although the main focus of this thesis is on single-phase and three-phase
multilevel SSPFC converters, the use of multilevel converter concepts to improve the
performance of DC-DC full-bridge converters is investigated in this thesis.

The

conventional two-level PWM full-bridge DC-DC converter is shown in Fig.1.9 [59]. The
way this converter works is as follows: The converter is in an energy-transfer mode when
a pair of diagonally opposed switches is on and the input DC voltage is impressed across
the transformer primary. The converter is in what is called a freewheeling mode of
operation when a pair of top switches (S1, S3) or bottom switches (S2, S4) is on and no
voltage is impressed across the transformer.
The converter operates with inherent soft switching (ZVS) turn-on of its switches
as available primary transformer energy is used to discharge the output capacitances of
the switches just before they are turned on. This is especially true when the converter is
operating under heavy load conditions, but not so for light load conditions as there is less
current flowing in the converter. Thus, less available transformer energy exists to
discharge the output capacitances of the switches.
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Fig.1.9. DC-DC isolated full-bridge converter [59].

1.3.1. Review of DC-DC Converters
The two-level ZVS-PWM full-bridge (ZVS-PWM-FB) converter has two key
drawbacks that relate to efficiency:
•

Circulating current

•

Light load operation

These drawbacks are discussed in detail below.
1.3.1.1.

Circulating Current

The load range over which the converter can operate with ZVS can be increased if
the amount of current that circulates in the transformer primary side of the converter is
also increased. This can be done by reducing the transformer primary to secondary turns
ratio or by adding some passive circuitry to the converter's primary that allows for more
current flow [60]-[64]. Increasing the amount of current circulating in the primary,
however, results in an increase in conduction losses and switch turn-off losses and these
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losses can offset any gains in efficiency due to ZVS. The end result is that although the
ZVS range may be extended, the load range over which there is an advantage for doing
so may not be as expected and heavy load efficiency may suffer as well.
A number of power electronics researchers have tried to take the opposite approach
and try to reduce primary circulating current in the ZVS-PWM-FB converter as much as
possible – particularly when the converter is in a freewheeling mode of operation when
either both of its top or both of its bottom switches are on. In this case, no voltage is
impressed across the transformer primary and current just circulates in the transformer
primary during this mode and contributes to conduction losses as no energy is transferred
to the output from the primary side and current. Researchers have thus proposed zerovoltage-zero-current methods to eliminate freewheeling mode circulating current [65][70], but this results in the loss of ZVS in some of the converter switches.
Circulating current and ZVS capability are inversely related as more circulating
current means a wider load range for ZVS operation as there is more energy available to
discharge the switch output capacitances, but more conduction losses and turn-off losses.
It is, therefore, standard practice for ZVS-PWM-FB converter designs that the range of
ZVS operation be limited to loads greater than 25%-50% full-load so that conduction
losses caused by circulating current do not become excessive.
1.3.1.2.

Light Load Efficiency

As the use of electrical equipment and consumer electronics has exploded due to
the demands of society, the issue of light load efficiency has become more urgent in
recent years because of the need to conserve as much energy as possible. Consequently,
there has been increased interest by power electronics personnel to improve light load
efficiency of their converters. What this means is the standard practice for ZVS-PWMFB converter designs that the range of ZVS operation be limited to loads greater than
25%-50% full-load is becoming less acceptable.
When the converter is operating with a light load, there is less current flowing in
the converter and thus less available transformer energy to discharge the output
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capacitances of the switches. This means that the converter switches do not turn on with
ZVS and thus have switching losses. Since the losses caused by the energy that is stored
in the switch output capacitances and dissipated in the switches when they are turned on
are fixed, they become dominant when the converter operates with light load and thus the
ZVS-PWM-FB converter has poor efficiency.
It was proposed in [59] to improve light load efficiency by adding a separate
optimally designed "mini-converter" to the main converter that would operate only when
under light load conditions in place of the main power converter. Although this approach
did improve light load efficiency significantly, it did so at the expense of increased cost
and complexity as the mini-converter required two additional active switches and needed
to be operated with sophisticated control methods.

1.4. Thesis Objectives
In order to mitigate the drawbacks that two-level converters have, new three-level
multilevel AC-DC and DC-DC converters are proposed in this thesis. The main
advantage that three-level converters have over two-level converters is that their main
power switches are exposed to half the voltage that the switches in two-level converters
are exposed to. This advantage can be used to improve converter efficiency and to
improve converter performance in general. The main objectives of this thesis are as
follows:
•

To propose a new single-phase, single-controller, AC-DC multilevel converter
that has improved steady-state characteristics and improved performance than
other previously proposed converters of the same type.

•

To propose modifications to this new converter that result in improved
performance.

•

To determine how the new converter operates with a second controller that is
dedicated to regulating its transformer primary-side DC bus voltage.

•

To determine whether the principles associated with the new single-phase
converter can be extended to three-phase converters.
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•

To propose a new three-phase AC-DC multilevel converter that has inherent
interleaved operation that reduces the input current ripple.

•

To propose a new multilevel DC-DC converter that takes advantage of the
multilevel concepts derived from the research to improve performance.

•

To determine the steady-state characteristics of all new converters proposed in the
thesis so that they can be properly designed.

•

To derive design procedures for all new converters proposed in the thesis.

•

To confirm the feasibility of all new converters proposed in this thesis with
experimental results obtained from proof-of-concept prototypes.

1.5. Thesis Outline
The thesis is comprised of the following six chapters. Following is a briefing of
each chapter;
In Chapter 2, a new three-level, single-stage single-phase power-factor-corrected
(SSPFC) AC-DC PWM converter that operates with a single controller is proposed. The
proposed converter can operate with universal input voltage (90– 265 Vrms) and with
better performance than previously proposed converters of the same type. The operation
of the new converter is explained in detail and analyzed, and its steady-state
characteristics were determined. The converter’s design is discussed and a design
procedure is established and demonstrated with an example. Experimental results
obtained from a prototype are presented to confirm the feasibility of the new converter
and its ability to meet IEC 1000-3-2 standards for electrical equipment.
In Chapter 3, two modifications to the SSPFC converter introduced in Chapter 2 are
proposed. The first modification is the addition of a simple auxiliary circuit that allows
the converter to operate with improved output characteristics without compromising its
light-load performance. The second modification is to make some change to the original
converter topology to allow it to operate with conventional pulse shift modulation. The
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two modifications are discussed in the chapter and their effectiveness in improving
converter performance is confirmed with experimental results.
The operation of the single-stage converter proposed in Chapter 2 with two
controllers in examined in Chapter 4. The second controller is used to regulate the
intermediate dc bus voltage on the primary side of the main power transformer, which is
standard practice in two-stage AC-DC converters. The converter’s operation with two
controllers and the design of the converter is discussed in the chapter. The effect of the
second controller on the converter’s operation is studied based on experimental results
obtained from a prototype converter.
In Chapter 5, the single-phase converter proposed in Chapter 2 is modified for
three-phase operation to determine if the concepts and principles associated with this
converter can be extended to three-phase operation. The new three-phase converter is
then modified by implementing it with interleaved sections. The operation of both new
three-phase SSPFC multilevel converters are explained in detail and analyzed, their
steady-state characteristics are determined, and their design is examined discussed. The
feasibility of the converters is confirmed with experimental results obtained from
prototype converters.
The multilevel concepts examined in previous chapters of the thesis are used to
develop a new three-level DC-DC converter that is proposed in Chapter 6. In the chapter,
the basic operation of the converter is explained, its features are stated, and its design is
investigated. The feasibility of the converter is experimentally confirmed with results
obtained from a prototype converter.
In Chapter 7, the contents of the thesis are summarized, the conclusions that have
been reached as a result of the work performed in thesis are presented, and the main
contributions of the thesis are stated. The chapter concludes by suggesting potential
future research that can be done based on the thesis work.
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Chapter 2
2.

Single-Phase Single-Stage Three-Level Power Factor
Correction AC-DC Converters

2.1. Introduction
Voltage-fed, single-stage power factor correction (SSPFC) full-bridge converters
are attractive because they cost less than two-stage converters, but their use has been
limited because of the drawbacks that they have. Most of these drawbacks are because
they are controlled by a single controller that regulates the output voltage so that the dc
bus voltage is left unregulated. As a result, the primary-side dc bus voltage of these
converters may become excessive under high-input-line and low-output-load conditions.
Measures can be taken to limit the dc bus voltage so that does not become excessive, but
these measures affect the performance of voltage-fed, SSPFC full-bridge converters in
several ways, including the following:
•

The input power factor of a single-stage voltage-fed SSPFC converter is not as
high as that of current-fed converters.

•

The output inductor current of a single-stage voltage-fed SSPFC converter is
discontinuous for all operation conditions, which results in higher secondary-side
component peak current stresses.
The performance of voltage-fed, SSPFC full-bridge converters can be improved if

the limit on the dc bus voltage (typically < 450 V) is relaxed. This is not something that
can be done for SSPFC full-bridge converters that are based on two-level topologies, but
this can be done for converters that are based on three-level, multilevel topologies as the
primary-side switching devices of these converters are exposed to half the peak voltage
stress that those of two-level converters are. As a result, the dc bus voltage limit can be
doubled for multilevel converters, but the peak voltage stress of the switches is the same
as that of two-level type topologies.
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In this chapter, a new AC-DC SSPFC PWM multilevel converter is proposed. The
basic operation of the converter is explained as are the various modes of operation that
the converter goes through during a switching cycle. The steady-state characteristics of
the converter are determined by mathematical analysis and are used to develop a
procedure for the design of key converter components. The feasibility of the new
converter is confirmed with results that were obtained from an experimental prototype.

2.2. A New Single-Phase Single-Stage Three-Level Power
Factor Correction AC-DC Converter
One of the new AC-DC multilevel SSPFC converters that is proposed in this work
is shown in Fig.2.1. The proposed converter is a novel, efficient and cost effective singlephase voltage-fed SSPFC that can operate with universal input voltage range (90– 265
Vrms) with wide output load variation (from 10% of full load to a full load that is greater
than 500 W), fixed frequency PWM control, excellent power factor, a continuous output
inductor current for load more than 50%, without its components being exposed to
excessive peak voltage stresses. This combination of features does not exist in the present
power electronics literature.

2.3.

Operation of the Proposed Converter
The proposed converter, shown in Fig.2.1, consists of an AC input section, a three-

level DC-DC converter, and dc link circuitry that is based on auxiliary windings taken
from the main power transformer and that contains an inductor Lin and two diodes. The
dc link circuit acts like the boost switch in an AC-DC PFC boost converter. Whenever
two converter switches are ON, a voltage is impressed across each auxiliary winding so
that the voltage across one of the windings cancels out the voltage across the dc link
capacitors (sum of the voltage across C1 and C2). This is analogous to the boost switch
being ON and current in Lin (which can be considered to be the boost inductor) rises.
Whenever only one converter switch is ON, no voltage is impressed across any of the
auxiliary windings so that there is no voltage cancellation of the dc link voltage.
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Fig.2.1. Proposed single-stage three-level converter.

This is analogous to the boost switch being OFF and current in Lin falls. If the
converter is designed so that it operates with a constant duty cycle and a discontinuous
Lin current throughout the line cycle, then input PFC can be achieved without introducing
any significant low frequency component to the output as the peak current in Lin tracks
the sinusoidal wave shape of the rectified supply voltage.
Typical converter waveforms are shown in Fig.2.2, and equivalent circuit diagrams
that show the converter’s modes of operation are shown in Fig.2.3 and 2.4 with the diode
rectifier bridge output replaced by a rectified sinusoidal source and thick lines
representing the paths of current conduction. The converter has the following modes of
operation:
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∆s

Fig.2.2. Typical waveforms describing the modes of operation.

Mode 1 (t0 < t < t1): During this mode, switches S1 and S2 are ON and energy from the
dc-link capacitor C1 flows to the output load. Since the auxiliary winding generates a
voltage that is equal to the total DC-link capacitor voltage (sum of C1 and C2), the voltage
across the auxiliary inductor is the rectified supply voltage.
This allows energy to flow from the AC mains into the auxiliary inductor during
this mode, and the auxiliary inductor current increases, according to
,  =

,



. 

2.1
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(a) Mode 1 (t0 < t < t1)

(c) Mode 3 (t2 < t < t3)

(b) Mode 2 (t1 < t < t2)

(d) Mode 4 (t3 < t < t4)

Fig.2.3. Modes of operation. (Mode 1-4)
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where |vs,k| is the rectified AC supply voltage during switching cycle interval k. The
supply voltage can be considered to be constant within a switching cycle as the switching
frequency is much higher than the line frequency. The current in the auxiliary inductor
Lin at the end of Mode 1 is
,

,, =



.


2



2.2

Duty cycle, D, is defined as the time when S1 and S2 are both ON during the first half
cycle or when S3 and S4 are both ON during the second half cycle. These two cases
correspond to energy transfer modes of operation. Since D is defined with respect to a
half switching cycle Tsw/2 or 1/2fsw, (where fsw is the switching frequency) the duration
that is used in equ. (2.2) is D/(2fsw).

Similarly, the output inductor current can be expressed as;
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2.3

where Vbus is the average DC-link voltage, VL is the load voltage and N is the transformer
ratio between input and output (N = Npri/Nsec).

If the output inductor current is

continuous then peak ripple current can be expressed as

∆ =
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2.4

Mode 2 (t1 < t < t2): S1 is OFF and S2 is ON during this mode. The energy stored in Lin
during the previous mode is completely transferred into the DC-link capacitor. The
amount of stored energy in the auxiliary inductor depends upon the rectified supply
voltage. This mode is a freewheeling mode as the primary current freewheels through S2
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and D1 and the output inductor current freewheels through both secondary diodes. This
mode ends when the current in Lin, iLin, reaches zero.
Since the voltage across Lin during this mode is |Vs,k| –Vbus, iLin can be expressed as
,  = ,, −

 −


,

.

2.5

The duration of this mode can be expressed as ∆s,k/2fsw. Using this expression along
with (2.2) and (2.5) with iLin,= 0 gives
∆ , =

,

 −

,

.

2.6

Equation (2.6) shows that the duration of this mode is time varying along one ac supply
period. In order to assure a discontinuous input current, ∆

,

must satisfy the expression

 + ∆ , < 1 at any interval k and load conditions. Using (2.6), this constraint can be
written as
 >

,

1−

2.7

An expression for the output inductor current can be obtained by noting that the voltage
across the output inductor is equal to –VL; this current can be expressed as
#  = , −


.
#

2.8

The peak output ripple current can be expressed as
∆ = −

 1 − 
.
# 2 

and the following can be obtained from (2.4) and (2.9):

2.9
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2.10

Mode 3 (t2 < t < t3): S2 is the only switch that is ON during this mode. There is no current
flowing through Lin and the converter remains in a freewheeling mode.
Mode 4 (t3 < t < t4): No converter switch is ON during this mode as the current in the
transformer primary charges capacitor C2 through the body diodes of S3 and S4. This
mode ends when switches S3 and S4 are switched on and a symmetrical half-period
begins. The output inductor current continues to freewheel in the secondary of the
transformer during this mode.
Mode 5(t4 < t < t5): This Mode is the same as Mode 1 except that S3 and S4 are ON and
energy flows from capacitor C2 into the load.
Mode 6 (t5 < t < t6): This Mode is the same as Mode 2 except that S3 is ON.
Mode 7 (t6 < t < t7): This Mode is the same as Mode 3 except that the primary current
circulates through S3 and diode D2.
Mode 8 (t7 < t < t8): This Mode is the same as Mode 1 except that the current in the
primary of the transformer charges capacitor C1 through the body diodes of S1 and S2.
This mode ends when the S1 and S2 are turned ON and the converter reenters Mode 1.
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(a) Mode 5 (t4 < t < t5)

(c) Mode 7 (t6 < t < t7)

(b) Mode 6 (t5 < t < t6)

(d) Mode 8 (t7 < t < t8)

Fig.2.4. Modes of operation. (Mode 5-8)
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2.4.

Features of the Proposed Converter

The Proposed converter has the following features:
•

The converter can operate with universal input voltage range (90– 265 Vrms)
with wide output load variation (from 10% of full load to a full load that is
greater than 500 W).

•

The converters provide high power factor at input ac line current that
complies with the IEC1000-3-2. It is because it can have higher dc bus
voltage.

•

The converter can operate with continuous output inductor current for load
more than 50% without its components being exposed to excessive peak
voltage stresses.

•

The voltage stress for each switch is just half of the dc bus voltage due to
multilevel structure.

2.5.

Steady State Analysis
The key parameter that must be derived from an analysis of any integrated

converter is the DC-link voltage because it is only then that other parameters such as
input current can be determined. Unlike a conventional two-stage converter, this voltage
is not regulated by a separate AC-DC boost PFC stage and varies considerably,
depending on the line and load; however, it can be determined for any set of operating
conditions by noting that an energy equilibrium must exist for the dc-link capacitors
when the converter is in steady-state operation. The energy pumped into the capacitors
from the input section must be equal to the energy that they provide to the output, so that
the net dc current flowing in and out of must be zero during a half-line cycle.
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This energy equilibrium, however, cannot be determined using equations with
closed-form solutions due to the various possible combinations of input and output modes
of operation; it must instead be determined using a computer program. If it is assumed
that the converter has ideal semiconductors and an ideal transformer with no leakage
inductance and negligible magnetizing current, then the dc-link voltage can be
determined for any operating point with a given input voltage Vin , output voltage VL ,
switching frequency fsw, input inductor Lin, output inductor Lo, transformer turns ratio N =
Npri / Nsec, and output current Io can be determined as follows:
1) Assume a duty cycle D as an initial “guess” (i.e., D=0.5).
2) Assume that the output current is continuous then use (2.10) to find Vbus
 =
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2.11

With this value of Vbus, verify that the output current is continuous by seeing that the
peak output current ripple does not exceed the average current Io

1 2 − # 
1#
.
<
2
#
2  #

2.12

If this relation is satisfied, then Vbus is equal to the value determined in (2.11). If not, then
the output current is discontinuous and Vbus must be determined using (2.13), which has
been derived for DCM

 = 2 .

0 + 2#3 +

161# . # .  
3
2

2.13

With Vbus known, find the average current that flows out of the capacitors during a
half-line cycle using either (2.14) for CCM or (2.15) for DCM
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2.15

Determine the average current that is fed from the input to the capacitors during a halfline cycle using
F
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,

2.16

∗
4,
is the peak input current value during a switching cycle k. If (2.16) is equal to

(2.14) or (2.15), then the converter is confirmed to be operating under steady-state
conditions and the value of Vbus that has been calculated is valid. If not, then the
operating point for which is to be determined is not a valid operating point and the
procedure must be repeated for a different value of D. The flowchart shown in Fig.2.5.
shows the full analysis procedure.
This procedure can be repeated to determine Vbus (or any other parameter) for
multiple operating points so that graphs of steady-state characteristic curves can be
generated for design purposes. The converter operating characteristics for any given input
and output voltage are dependent on three key parameters: transformer turns ratio N,
input inductance Lin and output Lo. The effect that each of these parameters has on Vbus
can be seen with graphs of characteristic curves that have been generated with a computer
program based on the procedure described above, varying the parameter while keeping
the others fixed.
Such graphs are shown in Fig.2.6. Based the following observations can be made
based on these graphs:
•

It can be seen in Fig.2.6 (a) that Vbus decreases as the transformer turns ratio N is
decreased and all the other parameters are kept constant.
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•

It can be seen in Fig.2.6 (b) that Vbus decreases as Lin is increased and all other
parameters are kept constant.

•

It can be seen from Fig.2.6 (c) that Vbus rises as Lo is increased and all the other
parameters are kept constant. Varying Lo has a slight effect on Vbus for higher
output loads when the output is operating in CCM, but has a more pronounced
effect at lower output loads when the output is in DCM.

•

Fig.2.6 (d) shows the effect of input voltage on the dc-link voltage. As can be
seen, increasing the input voltage increases the dc-link voltage as well.
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Fig.2.5. The procedure of steady state analysis for determining the dc bus voltage

31

280

Capacitor Voltage ( V )

260
240

N = 2.8

220

N = 2.5

200

N = 2.2

180
160
140
120
100
100

200

300

400

500
600
Po ( W )

700

800

900

1000
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(c) Effect of output inductor value Lo on dc bus voltage (N=2.5, Lin=35μH)
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(d) Effect of input voltage Vin on dc bus voltage (N=2.5, Lin=35HH, Lo=15HH )
Fig.2.6. Steady-state characteristic curves (Vin=90Vrms, Vo=48V, fsw=50kHz).
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These characteristics are consistent with those of most single-stage AC-DC
converters. A detailed explanation as to why the converter has these particular
characteristics can be found in [31].

2.6.

Balancing of DC Bus Capacitors
It should be noted that since the converter is a multilevel converter, that the dc bus

voltage can be split equally among the capacitors so that the capacitors and the converter
switches are not exposed to the full dc bus voltage, but are exposed to half of it. This
allows for greater flexibility in the design of the converter as there is less need to
constrain the dc bus voltage, as will be shown in the next section. It is the greater
flexibility in the converter design that allows for improvements in the performance of a
single-stage full-bridge converter.
Since the converter is a multilevel converter, it should be implemented with some
sort of capacitor voltage balancing technique to ensure that the voltage across each bus
capacitor is the same. Various such techniques have been proposed in the literature,
including techniques that sense the capacitor voltages and adjust the duty cycle of the
converter switches appropriately. For this work, an auxiliary circuit that is composed of a
transformer with a turns ratio of Naux1/Naux2= 1 and two diodes Daux1 and Daux2 was used,
as shown in Fig.2.7 [78]. This circuit is very simple, small, and handles only a small
fraction of the overall power that is processed by the converter. It should be noted that
any other voltage balancing technique could have been used.
The basic principle behind the auxiliary circuit is that if the voltage across one
capacitor begins to be greater than the other by more than a diode drop, then one of the
diodes begins to conduct as energy is transferred away from the capacitor with the higher
voltage. Since the auxiliary circuit does not allow for large differences in bus capacitor
voltage, the amount of energy that needs to be transferred away at any given time is
small. When the auxiliary circuit is added to the main circuit, it is most likely to come
into play during Modes 1 and 5 of operation as this is when the most current will flow
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through one of the bus capacitors. The auxiliary circuit works as follows during these
modes:

Fig.2.7. Proposed single-stage three-level converter with auxiliary circuit.

Mode 1 (t0 < t < t1)(Fig.2.8(a)): During this mode, switches S1 and S2 are ON and energy
from the dc-link capacitor C1 flows to the output load. Since the auxiliary winding
generates a voltage that is equal to the total dc-link capacitor voltage (sum of C1 and C2),
the voltage across the auxiliary inductor is the rectified supply voltage. This allows
energy to flow from the ac mains into the auxiliary inductor during this mode, and the
auxiliary inductor current increases.
At the beginning of this interval, if there exists any unbalance between the voltages
of the two dc-bus capacitors, such that VC1> VC2, the auxiliary circuit starts conducting
through diode Daux2 to balance the voltage difference across C1 and C2.
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(a) Mode 1 with auxiliary circuit.

(b) Mode 5 with auxiliary circuit.
Fig.2.8. Modes of operation with auxiliary circuit.

Mode 5(t4 < t < t5):(Fig.2.8(b)): This mode is the same as Mode 1 except that S3 and S4
are ON and energy flows from capacitor C2 into the load. Similarly, in Mode 5, when
VC2> VC1, the auxiliary circuit starts conducting through diode Daux1 to balance the
voltage difference across the capacitors.
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2.7.

Converter Design
A procedure for the design of the converter is presented in this section and is

demonstrated with an example. The following criteria should be considered when trying
to design the converter:
1) The energy-storage capacitor voltage Vbus should not be excessive. The value
of Vbus should be kept below 800 V (400 V for each capacitor) if possible so
that the use of bulkier, more expensive capacitors can be avoided.
2) Excessive peak output and input currents should be avoided if possible.
3) The input line current must satisfy the necessary regulatory agency
requirements of harmonic content such as IEC1000-3-2.
A design procedure for the selection of converter components based on the
characteristic curves presented in the previous sections of this paper is given along with
an example to illustrate how the converter can be designed. The converter is to be
designed with the following parameters for the example:
Input voltage: Vin = 90−265 Vrms
Output voltage: Vo = 48 V
Maximum output power: Po = 1000 W
Switching frequency: fsw = 1!J



= 50 kHz

Maximum capacitor voltage: 400 V for each capacitor
Input current harmonics: IEC1000-3-2 for Class D electrical equipment.
It should be noted that the design procedure is iterative and only the last iteration is
shown here.

37
Step 1: Determine Value for Turns Ratio of Main Transformer N:
N is an important parameter as it affects the amount of reflected load current that is
available at the transformer primary to discharge the bus capacitors. Fig.2.6 (a) is an
example of how the value of N affects the primary-side dc bus voltage. If N is very high,
then there is little reflected load current available to discharge the bus capacitors, which
can result in an extremely high dc bus voltage. If N is low, then the primary current may
be very high as there will be a high amount of current circulating in the transformer
primary, which will create significant conduction losses. A trade-off between high values
of N and low values of N, therefore, must be considered when selecting a value of N.
Selecting a value of N, however, cannot be done with a simple equation and must
be done using some other method. One way of doing so is to use the computer program
described in the previous section of this paper to examine a wide range of potentially
valid combinations of Lo and Lin – combinations that allow the converter to work for the
two most extreme line and load conditions: high line, light load and low line, full load.
For this particular design example, numerous graphs of characteristic curves for different
values of N were generated and based on these graphs, a value of N = 2.5 is selected as
an appropriate value.
As a check to see if this value makes sense, equation (2.10) - which shows the
relation between Vbus , D, Vo and N – can be used. For this check, the operation of the
converter at minimum input line when it operates with minimum primary-side dc bus
voltage Vbus,min and maximum duty cycle Dmax should be considered. If the converter can
produce the required output voltage and can operate with discontinuous input and
continuous output currents in this case, then it can do so for all cases. Substituting Vbus,min
and maximum duty cycle Dmax into equation (2.10) gives


,F

=

2#
.
FKL

2.17

Substituting Vo = 48, N = 2.5, and Dmax = 0.8 (0.8 has been selected as a conservative
Dmax to provide some margin) gives
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,F

=

248
. 2.5 = 300 
0.8

2.18

A bus voltage of Vbus,min = 300 V or Vbus/2 = 150 V is acceptable. If a very low value of
Vbus,min = 100 V or a value of Dmax > 1 would have been found based on equation (2.17),
then the value of N under consideration would have been unacceptable and another value
would have to be considered. It should be noted that the dc bus voltage has not been
determined yet. All that has been determined thus far is a value of N that can operate with
an acceptable duty cycle for an acceptable minimum dc bus voltage.
Step 2: Determine Value for Inductor Lin:
The value for Lin should be low enough to ensure that the input current is fully
discontinuous under all operating conditions, but not so low as to result in excessively
high peak currents. This can be done using the computer program with the following
equations, which are based on the descriptions given in Section III .
For the case where Lin is such that the input current remains discontinuous for all
operating conditions, the average input power can be expressed as
1 M87
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J 0
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where fsu is the input ac frequency and fsn = 2fsw/fsu and
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By substituting the value of is,k in (20), Pin can be expressed as
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By assuming that Pin =Po, the following equation can be derived:
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The worst case to be considered is the case when the converter operates with minimum
input voltage and maximum load since if the input current is discontinuous under these
conditions, it will be discontinuous for all other operating conditions and thus an
excellent power factor will be achieved. Vin = 90 Vrms and Vbus = 300 V as calculated in
Step 2 are used to determine Lin at the boundary condition for the input section with D =
Dmax = 0.8 and Pin = Po = 1000 W. As a result, a value of Lin = 38.5 µH can be found. For
this design, Lin = 35 µH is used.
Step 3: Determine Value for Output Inductor Lo:
Ideally, the output inductor Lo should be designed so that the output current is made
to be continuous under most operating conditions. The reality, however, is doing so may
result in an excessive dc bus voltage. As a compromise, the value of Lo should be such
that the output inductor current is continuous when the converter is operating with heavy
loads and discontinuous when the converter is operating with light loads.
Fig.2.6 (c) shows a graph of curves of bus capacitor voltage (Vbus/2) vs. load for
various values of Lo, with N = 2.5 and Lin = 35 µH, which are the values of N and Lin that
were selected in the previous steps. This graph shows the effect that Lo has on the bus
capacitor voltage. When the converter is operating with heavy load, it does not matter
what the value of Lo is if the output inductor current is continuous. It is when the load is
reduced that the capacitor voltage becomes different with different Lo as the current in Lo
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start becoming discontinuous. The flat portion of each curve in Fig.2.6 (c) represents the
load range where the current through Lo is discontinuous while the curved or "non-flat"
region is the region where the current through Lo is continuous. It can be seen from
Fig.2.6 (c) that the boundary point between continuous current mode (CCM) and
discontinuous current mode (DCM) output inductor current occurs at a lighter load as Lo
is increased.
The value of Lo should be the largest value that allows the converter to operate with
non-excessive capacitor voltages, non-excessive being defined as less than 450 V, which
is a standard definition for two-level converters. The worst case for this is when the input
is at maximum line and thus a graph of capacitor voltage vs. load for the values of N and
Lin selected in the previous steps, N = 2.5 and Lin = 35 µH and the value of Lo under
consideration is needed. Such a graph for Lo = 15 µH is shown in Fig.2.6 (d).
It can be seen from this graph that the maximum bus capacitor voltage is
approximately 400 V. Since a higher value of Lo would probably result in the bus
capacitor voltage exceeding 450 V or being close to 450 V without margin, a value of Lo
= 15 µH is therefore chosen for the output inductor.
As a final check, the value of Vbus,min should be looked at given the importance of
this parameter as explained in Steps 1 and 2 of this procedure. It can be seen from Fig.2.6
(d) that Vbus,min/2 occurs when the line voltage is 90 Vrms (low line) and the load is at its
maximum and that this value is approximately 150 V or Vbus,min = 300 V. The chosen
combination of N, Lin, Lo therefore is acceptable and the design procedure can be ended.
It should be noted that a value of Lo = 15 µH is considerably higher than what is
typically found in most other single-stage full-bridge converters, which must operate with
very low output inductor values to prevent the dc bus voltage from becoming excessive.
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2.8.

Experimental Results
An experimental prototype of the proposed converter was built to confirm its

feasibility. The prototype was designed according to the following specifications:
Input voltage Vin = 90-265 Vrms
Output voltage Vo = 48 V
Output power Po = 1000 W
Switching frequency fsw = 50 kHz.
The main switches were FDL100N50F, and the diodes were UF1006DICT. The
input inductance is Lin = 35 µH, Lo = 15 µH and dc-Bus capacitors, C1, C2 = 2200 µF.
The auxiliary transformer ratio was 1:2 and the main transformer ratio was 2.5:1. Typical
converter waveforms are shown in Fig.2.9, 2.10 and 2.11.
Fig.2.9 (a) and (b) show the gating signals of the four switches; the converter works
like a standard dc-dc multilevel full-bridge converter. Fig.2.10 (a) shows typical voltage
waveforms of the top switches. The multilevel converter provides the capability of
operating at reduced voltage stresses across the switches, as the switch voltage is limited
to half the dc-bus voltage. Fig.2.10 (b) shows the voltage across the primary side of the
main transformer, which is the same as that of a full-bridge converter. Fig.2.11 (a) shows
the input voltage and input current before filtering; it can be seen that the input current
has no deadbands. Fig.2.11 (b) shows the output inductor current.
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Vg1

Vg2

(a)

Switch gating pulses Vgs1,Vgs2 (V: 5 V/div., t: 10 µs/div.)

Vg4

Vg3

(b)

Switch gating pulses Vgs4,Vgs3 (V: 5 V/div., t: 10 µs/div.)

Fig.2.9. Experimental results. (a)Switch gating pulses Vgs1,Vgs2 , (b)Switch gating pulses
Vgs4,Vgs3
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Vds1

Vds2

(a)

Top switch voltages Vds1 and Vds2 (V: 100V/div., t:10 µs/div.)

Vpri

(b)

Primary voltage of the main transformer (V:150V/div.,t: 4 µs/div.)

Fig.2.10. Experimental results. (a) Top switch voltages Vds1 and Vds2, (b) Primary
voltage of the main transformer.

44

Vin
Iin

(a) Input current and voltage (V: 50 V/div, I: 25 A/div)

(b) Output inductor current (I:10A/div., t: 4 µs/div.)

Fig.2.11. Experimental results. (a) Input current and voltage, (b) Output inductor
current.
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Fig.2.12 shows the experimental efficiency at different value of output power and
Fig.2.13 shows the experimental efficiency at different value of input voltages. Fig.2.14
shows the dc bus voltage at different value of output power. Input power factor at
different values of output power is shown in Fig.2.15. Fig.2.16 and 17 show input current
harmonic at Vin = 230 Vrms and Vin = 100 Vrms respectively and can meet the IEC10003-2 Class A standard for electrical equipment.
As can be seen from the experimental results and characteristic graphs, the
proposed converter is a higher power voltage-fed SSPFC that can operate with universal
input voltage range (90– 265 Vrms), wide output load variation (from 10% of full load to
a full load that is greater than 500 W), PWM control, excellent power factor, a continuous
output inductor current, without its components being exposed to excessive peak voltage
stresses.
The superior performance of the proposed converter can be clearly seen when
compared to the converters that were presented in [79], which reviewed and compared
the performance of a number of SSPFC converters operating at 30 kHz. When comparing
the proposed converter with the converters reviewed in that paper, it can be seen that the
proposed converter operates with similar converter efficiency even though its switching
frequency was almost two times higher, and with higher dc bus capacitor voltages, which
increases the peak voltage stresses of the converter switches.
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Fig.2.12. Experimental efficiency at different value of output power.
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Fig.2.14. Experimental dc bus voltage at different value of output power.
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Fig.2.15. Input power factor at different values of output power.
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2.9.

Conclusion
In this chapter, a new three-level, single-stage single-phase power-factor-corrected

(SSPFC) AC-DC PWM converter that operates with a single controller was presented.
The proposed converter can operate with universal input voltage (90– 265 Vrms) and
with less input current distortion, wider load operating range, and less output inductor
current ripple than previously proposed SSPFC converters. The advantageous features of
the proposed converter are due to the fact that it is a three-level converter that allows the
uncontrolled primary-side dc bus voltage to be higher than what can be allowed for twolevel converters so that it does not have the design restrictions that these converters have.
The operation of the new converter was explained in detail and analyzed, its
steady-state characteristics were determined by analysis, and a procedure for the design
of certain key converter components was developed and demonstrated with an example.
Experimental results obtained from a prototype confirmed the feasibility of the new
converter and its ability to meet IEC 1000-3-2 standards for electrical equipment.
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Chapter 3
3. Modified Single-Phase Single-Stage Three-Level Power
Factor Correction AC-DC Converters

3.1.

Introduction
Although the converter proposed in Chapter 2 is an improvement over previously

proposed SSPFC converters, its performance can be further improved if some
modifications are made to its topology. In this chapter, two such modifications are
proposed – one to reduce the output inductor current ripple, the other to increase
converter efficiency. The operation of each modified converter and the reason for the
proposed modification is explained in detail, and experimental results that confirm the
effectiveness of the proposed modification are presented.

3.2. A Single-Phase Single-Stage Three-Level Power Factor
Correction AC-DC Converter with Auxiliary Circuit
The converter proposed in Chapter 2 can be designed to operate with a continuous
output inductor current for load more than 50%, without its components being exposed to
excessive peak voltage stresses. Doing so reduces the need for components that can
handle high peak currents and the need for additional output filtering to remove the
ripple. Although the output characteristics are improved and the output inductor current
has less ripple than what is typically found in higher power two-level SSPFCs, this ripple
is still considerable and some measure should be taken to reduce it even feature.
In order to reduce ripple at the output current in heavy loads, the converter’s output
section can be implemented with two output inductors:
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• There should be one larger inductor for heavy load conditions to reduce the
output inductor current ripple and
• There should be another separate smaller inductor for light load conditions to
prevent the dc bus voltage from becoming excessive under these conditions.
This is what is trying to be achieved in the modified converter with a new auxiliary
circuit to reduce the amount of output inductor current that can exist when the converter
is operating under heavy load conditions. The new auxiliary circuit is simple and is active
only when the converter is operating under light load conditions.

3.2.1. Effect of Output Inductor on DC Bus and Output Ripple
As mentioned, the dc bus voltage in SSPFC converters is uncontrolled, as they have
only one controller that is used to regulate the output voltage. This voltage is, instead,
dependent on the energy equilibrium that must exist at the dc bus capacitor—the amount
of energy or charge that is fed into this capacitor must be equal to the amount of energy
or charge that is removed from the capacitor during a half line cycle[26]. This energy is
dependent on the current that is flowing in and out of the bus capacitor, which is, in turn,
dependent on the input and output inductor currents.
The output inductor current of a SSPFC full-bridge converter can be in the
continuous conduction mode (CCM), or the discontinuous conduction mode (DCM),
depending on the output inductor value and the load. Reference [31] shows that varying
the output inductor (but keeping all the other parameters fixed) does not seem to have an
effect on the dc bus voltage for higher output loads when the output inductor current is
operating in CCM, but does so at lower output loads when the output is in DCM. The
same paper also shows that the dc bus voltage rises as load is reduced when the output is
in CCM, but remains fixed when the output inductor current is in DCM. Ideally, the
output inductor of a SSPFC converter should be large enough for the output current to be
in CCM for heavy load and small enough to be in DCM for light loads, but these two
criteria cannot be met by a single output inductor. As a result, SSPFC converters are
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designed so that their output inductor is small, to ensure that the output current is in DCM
for light loads, which prevents the intermediate dc bus voltage from rising to excessive
values.
The main drawback to this approach is that the output inductor current has a large
ripple when the converter is operating with heavy loads. Although the converter proposed
in Chapter 2 can be designed so that its output current has less ripple than other SSPFC
converters, the basic issue of conflicting output inductor criteria remains and an
alternative approach should be considered.

3.2.2. Operation of The Auxiliary Circuit in SSPFC Three-Level
Converter
In order to address the issue of conflicting output inductor criteria, the auxiliary
circuit shown in Fig.3.1 is proposed.

Fig.3.1. Proposed single-stage three-level AC-DC converter.
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This auxiliary circuit is attached to the output section of the SSPFC converter, and
consists of a MOSFET, a small inductor Lo2 (much smaller than main inductor Lo1) and a
blocking diode that blocks the body-diode of the MOSFET. The auxiliary circuit is
inactive unless the dc bus voltage tries to exceed a certain preset level. It is then and only
then that the auxiliary switch MOSFET is turned ON so that the small auxiliary circuit
inductor is placed parallel to Lo1.
What this does is that it reduces the net inductance at the output so that most of the
output current flows through Lo2; this makes the output inductor current discontinuous,
which ensures that the dc bus voltage does not rise to an excessive level. If the load is
increased at some later time, then (a) there is no need for Lo2 as the dc bus voltage is
unlikely to become excessive and (b) there is need for Lo1 to be in the converter to avoid
high output current ripple. In this case, the auxiliary switch is OFF and all the output
current flows through Lo1. It should be noted that the Sx switch is a low voltage and a low
frequency switch as it is just a “setting” switch (light-load setting or heavy load setting).
The effect of having different output inductor values on the dc bus voltage can be
seen from Fig.3.2, which is a graph of dc bus capacitor voltage (half of the dc bus voltage
for the converter in Fig.3.1) vs. output inductor value for a converter operating with input
voltage Vin =265 Vrms, output voltage Vo = 48 V, switching frequency fsw = 50 kHz, Lin
= 35 µH, a 1:2 auxiliary transformer ratio and a 2.5:1 main transformer ratio is 2.5:1.
It can be seen that (a) it does not matter what the output inductor is if the output
current is in CCM; (b) the larger the output inductor is, the larger the dc bus voltage is for
light load conditions when the output inductor current is in DCM. Although a 50 µH
inductor may be suitable to reduce output current ripple when the converter is operating
with heavy loads, it is not suitable when the converter is operating with lighter loads.
If the converter shown in Fig.3.1 is implemented with Lo1 = 50 µH and Lo2 = 15 µH
and it is desired that the voltage across a dc bus capacitor does not exceed 420 V, then,
according to Fig.3.2, auxiliary switch Sx should be turned ON when the load decreases to
about 60% of the full-load. Doing so parallels the Lo2=15 µH with Lo1 so that the
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equivalent inductor at the output decreases to about 11.5 µH. It should be noted that the
values of Lo1 (= 50 µH) and Lo1 in parallel with Lo2 (= 11.5 µH) are considerably higher
than the output inductor values that have been reported for other SSPFC full-bridge
converters.
It should be noted that control of the auxiliary switch is very simple and based on
the hysteresis control to prevent it from turning on and off frequently. This control circuit
can be implemented by a Flip-Flop logic circuit.
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Fig.3.2. Effect of output inductor value Lo on DC bus capacitor voltage.
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3.2.3. Experimental Results
A prototype of the proposed converter was built to confirm its feasibility. The
prototype was designed according to the following specifications: Input voltage Vin = 90265 Vrms, output voltage Vo = 48 V, maximum output power Po = 1000 W and the
switching frequency fsw = 50 kHz. The main switches were FDL100N50F, and the diodes
were UF1006DICT. The components were Lin = 35 µH, Lo1 = 50 µH, Lo2 = 15 µH and C1,
C2 = 2200 µF. The auxiliary transformer ratio was 1:2 and the main transformer ratio was
2.5:1. Typical waveforms are shown in Fig.3.3 and 3.4.
Fig.3.3 (a) shows voltage waveforms of the top switches; they show that there is
reduced voltage stress across the switches as the voltage is limited to half the dc-bus
voltage. Fig.3.3 (b) shows the voltage across the primary side of the main transformer,
which is looks like that of a standard full-bridge converter. Fig.3.3 (c) shows the input
voltage and input current before filtering; it can be seen that the input current has no
deadbands. Figs.3.4 (a) and 3.4 (b) shows the current ripple for heavy load when
auxiliary switch is Sx is OFF and light load when Sx is ON. It can be seen that the
converter can operate with low current ripple under heavy load conditions.
It should be noted that the operation of the auxiliary circuit under lighter load
conditions reduces the efficiency of the converter by 1%-1.5% compared to the converter
proposed in Chapter 2 where the converter was implemented with almost the same output
inductor, but without the auxiliary circuit. The auxiliary circuit, however, does allow the
converter to operate with significantly less output inductor current ripple than is possible
without the auxiliary circuit and with improved heavy-load performance, when it is
considered that the auxiliary circuit in not active when the converter is operating under
heavy load conditions. There is, therefore, a trade-off between light-load and heavy-load
performance that should be taken into account when considering implementing the
proposed auxiliary circuit to a single-stage converter.
It should be noted that the proposed auxiliary circuit can be used in any SSPFC
converter, two-level or three-level.
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Vds1

Vds2

(a) Top switch voltages Vds1 and Vds2 (V: 100V/div., t: 10 µs/div.)

Vpri

(b) Primary voltage of the main transformer (V: 150V/div., t: 4 µs/div.)

Vin
Iin

(c) Input current and voltage (V: 50 V/div, I: 10 A/div)
Fig.3.3. Typical experimental waveforms.
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(a) Output inductor current with Lo= 50µH (I: 8A/div., t: 5 µs/div.)

(b) Output inductor current with Lo= 11.5µH (I: 8A/div., t: 5 µs/div.)
Fig.3.4. Typical experimental waveforms
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3.3. Single-Phase Single-Stage Three-Level Power Factor
Correction

AC-DC

Converter

with

Phase-Shift

Modulation (PSM)
A new three-level AC-DC single-stage converter that can operate with standard
phase-shift PWM is proposed in this section. The operation of the converter is explained
and its feasibility is confirmed with experimental results obtained from a prototype
converter. Finally, the efficiency of the new converter is compared to a previously
proposed converter of the same type and it is shown that the new converter has better
efficiency, especially for light-load operation.
3.3.1.

Phase-Shift Technique for Three-Level Single-Stage Converters
The proposed converter, shown in Fig.3.5, integrates an AC-DC boost PFC into a

three-level DC-DC converter. It is almost the same as the converter proposed in Chapter
2 with a flying capacitor between two clamping diodes.
Typical converter waveforms are shown in Fig.3.6, and equivalent circuit diagrams
that show the converter’s modes of operation with PSM are shown in Fig. 3.7. The diode
rectifier bridge output is replaced by a rectified sinusoidal source and thick lines
representing the paths of current conduction.
The converter has the following modes of operation:
Mode 1 (t0 < t < t1)(Fig.3.7(a)):
During this mode, switches S1 and S2 are ON and energy from dc bus capacitor C1
is transferred to the output load. Since the auxiliary winding generates a voltage (Naux /
N1= 2) that is equal to the total dc-link capacitor voltage (sum of C1 and C2), the voltage
across the input inductor is the rectified supply voltage and thus the input inductor current
starts rising.
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Fig.3.5. Proposed single-stage three-level AC-DC converter

Fig.3.6. Typical waveforms for proposed converter
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Mode 2 (t1 < t < t2)(Fig.3.7(b)):
In this mode, S1 is OFF and S2 remains ON. Capacitor Cs1 charges and capacitor
Cs4 discharges through Cf until Cs4, the output capacitance of S4, clamps to zero. The
energy stored in the input inductor during the previous mode starts being transferred into
the dc-link capacitors. This mode ends when S4 turns on with ZVS.
Mode 3 (t2 < t < t3)(Fig.3.7(c)):
In Mode 3, S1 is OFF and S2 remains ON. The energy stored in the input inductor
during Mode 1 is completely transferred into the dc-link capacitors. The amount of stored
energy in the input inductor depends upon the rectified supply voltage. This mode ends
when the input inductor current reaches zero. Also during this mode, the load inductor
current freewheels in the secondary of the transformer.
Mode 4 (t3 < t < t4)(Fig.3.7(d)):
In this mode, S1 is OFF, the primary current of the main transformer circulates
through diode D1

and

S2 and the load inductor current freewheels in the secondary of the

transformer.
Mode 5(t4 < t < t5)(Fig.3.7(e)):
In this mode, S1 and S2 are OFF and the current in the transformer primary charges
capacitor C2 through the body diode of S3 and switch S4. This mode ends when switches
S3 and S4 are switched on and a symmetrical period begins. In this mode, the load
inductor current continues to transfer energy from input to the output.
It should be noted that the analysis and design of this converter is identical to that
presented for converter in Chapter 2. Consequently, the analysis of the new TL singlestage converter is not presented here.
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(a) Mode1 (t0 < t < t1)

(b) Mode2 (t1 < t < t2)
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(c) Mode3 (t2 < t < t3)

(d) Mode4 (t3 < t < t4)
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Naux

Lin
S1

Naux

Cs1

C1

D1

S2

N1 : N2
Cs2

Lo

Vrec

Cf
S3
Cs3
D2

S4

Cs4

C2

(e) Mode5 (t4 < t < t5)
Fig.3.7. Modes of operation.

3.3.2. Experimental Results
A 48Vdc, 50 kHz experimental prototype of the proposed converter was built to
confirm its feasibility and to compare its performance to the conventional three-level
converter proposed in Chapter 2. It should be noted that the previous proposed converter
was implemented with the PWM method and with standard phase-shift modulation PWM
(PSM) and no difference in efficiency was found. The new TL single-stage converter was
implemented with PSM.
For both converters, the input voltage was Vin = 90-265 Vrms, the main switches
were FDL100N50F, and the diodes were UF1006DICT. The input inductance was Lin =
35 µH, Lo = 15 µH and C1 = C2 = 2200 µF. The value of Cf the new converter was 2200
µF. The main transformer ratio for both converters was 2.5:1. Typical converter
waveforms are shown in Fig. 3.8-3.10.

64

Vds1

Vds2

(a) Top switch voltages Vds1 and Vds2 (V: 100V/div., t:10 µs/div.)

Vpri

(b)Primary voltage of the transformer (V: 150V/div., t:4 µs/div.)
Fig.3.8. Typical waveforms of a PWM three-level Converter;

Fig. 3.8(a) shows typical voltage waveforms for the top switches S1 and S2 and Fig.
3.8(b) shows the voltage across the primary side of the main transformer for the PWM
converter. Fig. 3.9(a) shows typical voltage waveforms for the top switches S1 and S2,
and Fig. 3.9(b) shows the voltage across the primary side of the main transformer of the
new converter. Fig.3.9(c) shows the voltage and current of the switch S1.
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Vds1
Vg1

(a)

Gating signal and switch voltages of S1 (V: 100V/div., t:4 µs/div.)

Vpri

(b
b) Primary voltage of the transformer (V: 100V/div., t:10 µs/div.)
s/div.)

Vds1

Ids1

(c))

Vds and Ids1 current of S1 (V: 100V/div., I:5A/div, t:10 µs/div.)
µ
Fig.3.9.. Typical waveforms of a PSM three-level
three level converter.
converter
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Fig.3.10 shows a graph of curves of efficiency vs. output load for the two
converters. It can be seen that that new three-level converter has a higher efficiency that
the converter proposed in Chapter 2 under light load conditions and that the efficiency of
the two converters are almost the same under heavy load conditions. This is because
under light load conditions, where there is generally insufficient energy to discharge the
switch output capacitances, the new three-level converter using PSM and flying capacitor
Cf, can work with ZVS at least for two switches which is not possible for the converter in
Chapter 2.
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TL with PWM
TL with PSM & ZVS
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Efficiency ( % )
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Fig.3.10. Efficiency of PWM and PSM three-level single-stage AC-DC converter.

It should be noted that the proposed converter can still operate with ZVS at 100W output
power (10% of full load) and the PWM three-level converter can achieve ZVS up to
400W (30% of full load).
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3.4. Conclusion
In this chapter, two modifications to the basic multilevel converter that was
introduced in Chapter 2 were proposed. The first modification was the addition of a
simple auxiliary circuit to the transformer secondary-side of the converter that is enabled
only when the converter operates with light loads. This circuit allows larger output
inductors to be used for heavier loads, which reduces output inductor current ripple and
thus component peak current stresses and output voltage ripple. Such output inductors
cannot be used in the basic topology as it would result in excessive primary-side dc bus
voltages. The second modification was to change the basic topology to allow the
converter to operate with phase-shift PWM modulation, which is the standard method of
operating a full-bridge converter. This allowed the converter to operate with standard,
commercially available ICs and with improved light load efficiency. The operation of
both modified converters was reviewed and their feasibility was confirmed with results
obtained from experimental prototypes.
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Chapter 4
4. A Single-Stage Three-Level AC-DC Converter with Two
Controllers

4.1.

Introduction
The converters proposed in Chapters 2 and 3 were multilevel single-stage

converters that were implemented with just a single controller that regulated the output
voltage. Single-stage converters are typically implemented with a single controller to
save on cost. Since it is standard practice to implement AC-DC converters with two
controllers with the additional controller used to regulate the dc bus voltage, the main
focus of this chapter is an examination of how a multilevel single-stage converter can be
made to operate with two controllers instead of one. The implications of operating the
converter in such a manner are discussed and experimental results obtained from a
prototype converter are presented to show how the operation of the converter using two
controllers differs from single-controller operation.

4.2.

Converter Operation
The proposed converter, which is shown in Fig.4.1, integrates an AC-DC boost

PFC converter into a three-level DC-DC converter. The AC-DC boost section consists of
an input diode bridge, boost inductor Lin, boost diode Dx1 and switch S4, which is shared
by the multilevel DC-DC section. This section is a conventional three-level converter
except for diodes Dx2, which prevents input current from flowing to the mid-point of
capacitors C1 and C2, and Dx3, which bypasses Dx2. Although there is only a single
converter, it is operated with two independent controllers. One controller is used to
perform PFC and regulate the voltage across the primary-side dc bus capacitors by
sending appropriate gating signals to S4. The other controller is used to regulate the
output voltage by sending appropriate gating signals to S1 to S4.
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Fig.4.1. Proposed SSPFC converter with two controllers.

It should be noted that the control of the input section is decoupled from the control
of the DC-DC section and thus can be designed separately. The gating signal of S1,
however, is dependent on that of S4, which is the output of the input controller; how this
signal is generated is discussed in detail in the next section. The gating signals for S2 and
S3 are easier to generate as both switches are each ON for half a switching cycle, but are
never ON at the same time.
Typical converter waveforms are shown in Fig.4.2, and equivalent circuit diagrams
that show the converter’s modes of operation are shown in Fig.4.3 with the diode rectifier
bridge output replaced by a rectified sinusoidal source. As the input line frequency is
much lower than the switching frequency, it is assumed that the supply voltage is
constant within a switching cycle.
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Fig.4.2. Typical waveforms describing the modes of operation.

The converter has the following modes of operation:
Mode 1 (t0 < t < t1):
During this mode, switches S1 and S2 are ON and energy from DC bus capacitor C1 is
transferred to the output load. In the output section, a positive voltage of (Vpri/n)-Vo
(where n is the ratio of primary to secondary transformer turns) is impressed across Lo
and the current through it rises.
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Mode 2 (t1 < t < t2):
In this mode, S1 and S2 remain ON and S3 turns ON. The energy from dc bus capacitor C1
is transferred to the output load. At the same time, the diode bridge output voltage Vrec is
impressed across input inductor Lin so that the current flowing through this inductor rises.
Mode 3 (t2 < t < t3):
In this mode, S1 is off, the primary current of the main transformer circulates through
diode D1 and S2 and the load inductor current freewheels in the secondary of the
transformer. Since, the S4 is ON and the diode bridge output voltage Vrec is impressed
across input inductor Lin so that the current flowing through this inductor rises.
Mode 4 (t3 < t < t4):
In this mode, S1 and S2 are OFF and S4 is ON. The current in the primary of the
transformer charges capacitor C2 through the body diode of S3 and Dx3.
Mode 5 (t4 < t < t5):
In this mode, S3 and S4 are ON. Energy flows from capacitor C2 flows into the load while
the current flowing through input inductor Lin continues to rise.
Mode 6 (t5 < t < t6):
In this mode, S4 turns off. The current in input inductor flows thorough the diode Dx1 to
charge the capacitors C1 and C2. The current in the transformer primary flows thorough
the S3 and D2. This mode ends when the inductor current reaches zero. Also during this
mode, the load inductor current freewheels in the secondary of the transformer.
Mode 7 (t6 < t < t7):
In this mode, the load inductor current freewheels in the secondary of the transformer.
This mode ends when the switches S3 turns off.
Mode 8 (t7 < t < t8):
In this mode, S3 is OFF and the current in the primary of the transformer charges
capacitor C1 through the body diodes of S1 and S2. Finally, converter reenters Mode 1.
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Mode 1 (t0 < t < t1)

Mode 2 (t1 < t < t2)
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Mode 3(t2 < t < t3)

Mode 4 (t3 < t < t4)
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Mode 5 (t4 < t < t5)

Mode 6 (t5 < t < t6)
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Mode 7 (t6 < t < t7)

Mode 8 (t7 < t < t8)
Fig.4.3. Equivalent circuits for each operation stage for the converter.
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4.3.

Converter Design
A procedure for the design of the converter is presented in this section and is

demonstrated with an example. The converter is to be designed with the following
parameters for the example:
Input voltage: Vin = 90−265 Vrms
Output voltage: Vo = 48 V
Maximum output power: Po = 1350 W
Switching frequency: fsw = 1T



= 50 kHz

Input current harmonics: IEC1000-3-2 for Class A electrical equipment.
Step 1: Determine Value for Output Inductor Lo:
The output inductor should be designed so that the output current is made to be
continuous under most operating conditions. The minimum value of Lo should be the
value of Lo with which the converter’s output current will be continuous on the when the
converter is operating with maximum input voltage, minimum duty cycle (Dmin), and at
least 50% of maximum load. The minimum value of Lo can therefore be determined to be

,

≥




. ,

.

( )  !


.



(4.1)

Substituting Po,max = 1350 W, Vo = 48 V, Tsw = 20 µs, and Dm = 0.45 gives L#,$%& ≥
9.36 *+ and the value of Lo should be larger to provide some margin. It should be noted
that such a value is considerably higher than what is typically found in most other singlestage full-bridge converters, which must operate with very low output inductor values to
prevent the dc bus voltage from becoming excessive. On the other hand, the value of Lo
cannot be too high as the dc bus voltage of the converter will become excessive; a value
of Lo = 10 µH, which is just above 9.36 µH is chosen.
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Step 2: Determine Value for Turns Ratio of Main Transformer N:
The relation between Vbus , D, Vo and N is;

, =

./

0

.1

(4.2)

The minimum value of N can be found by considering the case when the converter must
operate with minimum input line and, thus, minimum primary-side dc bus voltage Vbus,min
and maximum duty cycle Dmax. If the converter can produce the required output voltage
and can operate with continuous output currents in this case, then it can do so for all
cases.

2≥

./ ,34





.1

56

(4.3)

Vbus = 650V and it is achieved by controlling the S4 . Substituting Vo = 48 and Dmax =
0.75 then the value of N should be equal or more than 5. In this example value of
transformer ratio is considered to be equal to N=5.
Step 3: Determine Value for Inductor Lin:
The value for Lin should be low enough to ensure that the input current is fully
discontinuous under all operating conditions, but not so low as to result in excessively
high peak current.
For the case where Lin is such that the input current remains discontinuous for all
operating conditions, the minimum value of Lin determine as:


Where 1
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(4.4)

= 0.75, Vbus,min=650V, V , Po,max=1.35 kW and fsw = 50KHz The

minimum value of Lin = 114 µH is found. For this design, Lin = 80 µH is used.
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It should be noted that two controllers can be designed taking into considerations
that their crossover frequencies should be wide apart on the s-plane. This is to ensure that
the two controllers do not interact with each other. As mentioned earlier, one controller is
used to control dc bus voltage and shape the input current and one controller for control
output voltage. The time constant for PFC controller should be faster in compare to
output voltage controller.

4.4.

Experimental Results
A 48Vdc, 50 kHz experimental prototype of the proposed converter was built to

confirm its feasibility. The input voltage Vin = 90-265 Vrms, The main switches (S1, S2
and S3) were FDL100N50F and switch S4 was IXFH20N100P and the diodes were
UF1006DICT. The input inductance is Lin = 80 µH, Lo = 10 µH and C1, C2 = 2200 µF.
The main transformer ratio was 5:1.
Typical converter waveforms are shown in Fig.4.4. Fig.4.4 (a) shows typical
gating voltage waveforms for the top two switches and Fig.4.4 (b) shows the typical
gating voltage waveforms for the bottom switches. Fig.4.4 (c) shows the voltage across
the primary side of the main transformer. It can be seen that the proposed converter
manages to impress a standard square voltage waveform across the transformer primary.
Fig.4.4 (d) shows the input voltage and input current after filtering. It can be seen that
the input current has no deadbands like those found in single-stage converter input
currents, and thus it has a near unity input power factor. Fig.4.6 shows the experimental
efficiency at different values of output power. It should be noted that the DC bus voltage
was regulated for 650 V for the experimental results shown in Fig.4.4 and 4.5. Fig.4.6
and Fig.4.7 show the input current harmonic when Vin = 100 and 230 Vrms respectively; it
can be seen from Fig. 4.7 that the converter can meet the IEC1000-3-2 Class A standard
for electrical equipment.
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Vgs1

Vgs2

(a)(V: 10V/div., t: 10 µs/div.)

Vgs3

Vgs4

(b)(V: 10V/div., t: 10 µs/div.)

80

VPri

(c)(V: 200V/div., t: 10 µs/div.)
Vin

Iin

(d) (V: 50V/div., I: 10 A/div.)

Fig.4.4. Typical experimental waveforms. (a) Top switch voltages Vgs1 and Vgs2 (b)
Bottom switch voltages Vgs3 and Vgs4 (c) Primary voltage of the main transformer (d)
Input current and voltage.
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Vin = 220V
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Vin = 110V

Efficiency ( % )
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Fig.4.55. Proposed converter efficiency vs.
vs load power
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It should be noted the efficiency of the proposed converter is generally better than
the efficiency of the converter proposed in Chapter 2. One reason for this is that the two
controller converter does not have the auxiliary winding that the converter proposed in
Chapter 2 has so that it does not have the conduction losses that are associated
associated with
with this
winding. Another reason is that at heavy loads, the dc bus voltage of the two controller
roller
converter can be controlled to be higher (650V)
0V) that that
at of the converter in Chapter 2
(350V); this results in less current flowing in the primary side of the converter
onverter and
therefore fewer conduction losses and higher efficiency at heavy loads.

4
4.5.

Conclusion
In this chapter, the steady-state
steady state characteristics
characteristics and performance of a multilevel

single stage AC-DC
single-stage
AC DC converter implemented with a dedicated
dedicated controller to regulate the
primary side dc bus voltage were examined. The basic principles of the converter
primary-side
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operating in this manner were explained as was its design, and experimental results that
confirmed the feasibility of the converter were presented. It was shown that of twocontroller operation results in better performance that the single-controller converter
proposed in Chapter 2.
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Chapter 5
5. Three-Phase Single-Stage Three-Level Power Factor
Correction AC-DC Converters

5.1.

Introduction
Since the problems associated with three-phase, single-stage power factor

correction (SSPFC) converters are similar to those of single-phase SSPFC converters, it
would seem that the solutions to these problems would be similar as well. It cannot be
assumed, however, that a solution that is suited for a single-phase converter is naturally
appropriate for a three-phase converter and vice versa. This is because some proposed
single-phase SSPFC are not suited for the heavier loads that three-phase converters are
used for, while some three-phase SSPFC topologies make use of the neutral connection
of a three-phase source, which is not possible in single-phase converters.
In this chapter, the converter proposed in Chapter 2 is modified by changing its
input section from a single-phase to a three-phase input. The steady-state characteristics
of the new converter are determined by mathematical analysis and a design example is
presented. The feasibility of the new three-phase converter is confirmed with results that
were obtained from an experimental prototype.
Based on the new three-phase converter, a second three-phase converter is
proposed. This second converter is similar to the first one except that its input is
interleaved with two paralleled sections so that its input current can be reduced. In this
chapter, the operation of the new three-phase SSPFC converter with interleaved input
section and its modes of operation are explained in detail. The steady-state characteristics
of the converter are determined by mathematical analysis and are used to develop a
procedure for the design of key converter components. The feasibility of the new
converter is confirmed with results that were obtained from an experimental prototype.
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5.2.

New Three-Phase Single-Stage Three-Level Power
Factor Correction AC-DC Converters
The basic principle behind the proposed converter shown in Fig.5.1 is that it uses

auxiliary windings that are taken from the converter transformer to cancel the dc bus
capacitor voltage so that the voltage that appears across the diode bridge output is zero.
This voltage cancellation occurs whenever there is voltage across the main transformer
winding and current in the input inductors rises when it does. Whenever there is no
voltage across the main transformer primary winding, the total voltage across the dc bus
capacitors appears at the output of the diode bridge; since this voltage is greater than the
input voltage, the input currents falls. If the input currents are discontinuous, they will be
naturally sinusoidal and in phase with the input voltages. The typical waveforms are
shown in Fig. 5.2.

Fig.5.1 Three-phase three-level proposed converter.
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∆s

Fig.5.2. Typical waveforms describing the modes of operation.

5.2.1. Converter Operation
To simplify the analysis, the following assumptions are made: (i) The input voltage
value can be considered as constant within a switching period as the period of the threephase voltage supply is much longer than the switching period. (ii) All devices are ideal.
(iii) The currents in inductors La = Lb

=

Lc = Lin are iLa, iLb, iLc and have the same

amplitude. (iv) The DC bus voltage has no ripple.
The equivalent circuit in each stage is shown in Fig. 5.3-5.6. The converter goes
through the following modes of operation in a half switching cycle:
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Mode 1 (t0 < t < t1) (Fig. 5.3):
During this interval, switches S1 and S2 are ON. The switches remain ON for a

period given by 2 . In this mode, energy from the dc-link capacitor C1 flows to the


output load. Due to magnetic coupling, a voltage appears across one of the auxiliary
windings and cancels the total dc bus capacitor voltage; the voltage at the diode bridge
output is zero and the input currents rise. Due to the high switching frequency, the
supply voltage is assumed constant within a switching cycle. In this mode, the threephase input current equations are as follows:








=

= 
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 +  +  = 0
+ + =0




Fig.5.3. Mode 1 (t0 < t < t1)

(5.1)
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As it can be seen from (5.1), the equations that describe the relation between the
current and voltage of input currents iLa ,iLb and iLc are the same, but with different
notation. Therefore, instead of using terms with subscripts a, b and c in this paper, a

general notation ###$ is defined so that only one equation is written instead of three
equations. Equation (5.1) can thus be rewritten as
$ = %

&'######$
()
&*

(5.2)

The auxiliary inductor current increases during this mode and the following
expression can be written:
#########$(*)
'() ,,
=

|####$|
,
. *
%

(5.3)

at the end of Mode I, the current in the auxiliary inductor % , during the kth interval is
'$/01 ,,,2

where

,

3

=

|####$|

,
.
% 2 

(5.4)

is the average value of the supply voltage in the interval k, D is the duty cycle,

and  is the switching frequency. Since the converter operates with a steady-state duty

cycle D that is constant throughout the line cycle, the peak value of an input inductor
current at the end of this mode is dependent only on the supply voltage.
The output inductor current can be expressed as

5 (*) =

67
28 − 6
5

.*

(5.5)
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where Vbus is the average dc-link voltage and VL is the average load voltage and
:
N is the transformer ratio between input and output (8 = ;:< ). If it is assumed that the
output inductor current is continuous then the following expression for peak-to-peak
ripple can be derived;

∆5 =

67
28 − 6
5

.


2 

(5.6)

Mode 2 (t1 < t < t2) (Fig.5.4):
In this mode, S1 is OFF and S2 remains ON. The energy stored in the auxiliary
inductors during the previous mode is completely transferred into the dc-link capacitor.
The amount of stored energy in the auxiliary inductor depends upon the rectified supply
voltage. This mode ends when the auxiliary inductor current reaches zero. Also during
this mode, the load inductor current freewheels in the secondary of the transformer. The

####$, ? − 67 , thus, the auxiliary current
voltage across the auxiliary inductors in Mode II is ?6
expression is as follows:
####$, ? − 67
&'######$
?6
()
=
&*
%

'$@) ,, (*) = @) ,,,2
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−

#####$
ABC D?A
E?
@)
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(5.7)

This mode ends when the auxiliary inductor current reaches zero.

This mode lasts for

∆,,
G2 amount of time; using (5.4), the following expression


can be found:
#$,, =
∆

####$, ?
?6

####$, ?
67 − ?6



(5.8)
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iod of Mode II.

Fig.5.4. Mode 2 (t1 < t < t2)

Equation (5.8) shows that the duration of this mode is time varying along one ac

line period. In order to ensure a discontinuous input current, the normalized period ∆,,

must satisfy the expression  + ∆,, < 1 for any interval k and any load conditions. Using

(5.8), this constraint can be written as
67 >

####$, ?
?6
1−

(5.9)

On the other hand, the load inductor current freewheels in the secondary of the
transformer, which defines a voltage across the load filter inductor equal to –VL;
therefore, the load inductor current is given by
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5 (*) = 5,2

3

−

6
*
5

(5.10)

and
∆5 = −

6 1 − 
5 2

(5.11)

Consequently, the following expression can be derived from (5.6) and (5.11)
65 =

67

28

(5.12)

Mode 3 (t2 < t < t3) (Fig. 5.5):
In this mode, the primary current of the main transformer circulates through D1 and
S2 and the output inductor current freewheels in the secondary. There is no energy
transferred to the dc bus capacitors.
Mode 4 (t3 < t < t4) (Fig. 5.6):
In this mode, S1 and S2 are OFF and the primary current of the transformer charges
C2 through the body diodes of S3 and S4. Switches S3 and S4 are switched ON at the end
of this mode and the half switching cycle ends. For the remainder of the switching cycle,
the converter goes through Modes 1 to 4, but with S3 and S4 ON instead of S1 and S2.
Mode 5(t4 < t < t5):
In this mode, S3 and S4 are ON a symmetrical period begins. In this mode, energy
flows from the capacitor C2 into the load. The voltage across the auxiliary inductors
becomes only the rectified supply voltage of each phase and the current flowing through
each inductor increases.
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Fig.5.5. Mode 3 (t2 < t < t3)
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Fig.5.6. Mode 4 (t3 < t < t4)
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Mode 6 (t5 < t < t6):
In this mode, S3 is ON and S4 is OFF. The energy stored in the auxiliary inductors
during the previous mode is completely transferred into the dc-link capacitor.
Mode 7 (t6 < t < t7):
In this mode, S4 is OFF and the primary current of the main transformer circulates
through the diode D2 and S3. The output inductor current also freewheels in the secondary
of the transformer during this mode.
Mode 8 (t7 < t < t8):
In this mode, S3 and S4 are OFF and the primary current of the transformer charges
the capacitor C1 through the body diodes of S1 and S2., Switches S1 and S2 are switched on
at the end of this mode
Output voltage regulation can be done by standard control methods that control
duty cycle D. Duty cycle, D in Eq. (5.4), is defined as the time when S1 and S2 are both
ON during the first half cycle or when S3 and S4 are both ON during the second half
cycle. These two cases correspond to energy transfer modes of operation. Any control
method that can be used to regulate a two-level full-bridge converter by controlling D can
be used to regulate the proposed converter; the only difference is how the gating signals
are implemented. For example, the control for the proposed converter can be
implemented with a conventional phase-shift PWM controller and some logic can be
added to the output of the controller to generate the appropriate gating signals.

5.2.2. Steady State Analysis
In order to develop a procedure that can be used to design the proposed converter,
the steady-state operation of the converter must be analyzed to determine its behavior for
any given set of specifications (line-to-line input voltage Vll,rms, output voltage Vo, output
current Io, and switching frequency fsw) and any given set of component values input
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inductors La=Lb=Lc=Lin, duty ratio D, transformer turns ratio N = n1/n2, output inductor
Lo). Important converter characteristics can be determined after the analysis has been
performed and then used to develop the design procedure.
Similar analysis that has been done for a single-phase SSPFC converter can be
applied for three-phase SSPFCC converter. The key parameter that needs to be
determined for the design of the converter is the dc bus capacitor voltage Vbus, because it
is only then that other parameters such as input current can be determined. Unlike a
conventional two-stage converter, a single-stage converter is not solely regulated by the
ac-dc boost PFC stage and cannot be purposefully kept constant. This voltage can be
derived by noting that energy equilibrium must exist for storage-capacitor when the
converter is in steady-state operation.
The energy pumped into the capacitor from the input section must be equal to the
energy that provides to the output, so that the net dc current flowing in and out of must be
zero during a half-line cycle. However, this cannot be determined by an equation with a
closed-form solution due to the various possible combinations of input and output modes
of operation, but it must instead be determined using a computer program.
If it is assumed that the converter has ideal semiconductors, and an ideal
transformer with no leakage inductance and negligible magnetizing current, then for an
operating point with given input voltage Vin , output voltage VL , switching frequency fsw,
input inductor Lin, output inductor Lo, transformer turns ratio N = Npri/Nsec, and output
current Io can be determined as follows:
1) Select the set of specifications and components values to be considered. Assume a
duty cycle D as an initial “guess”; (i.e., D=0.5) to start the process of determining
a corresponding dc bus capacitor voltage Vbus.
2) Assume that the output current is continuous; then, use (5.12) to find Vbus:
67 =

26L 8


(5.13)
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With this value of Vbus, verify that the output current is continuous by seeing that the
peak output current ripple does not exceed the average current Io
67
1 28 − 65 
.
< M5
2
2
5

(5.14)

If this relation is satisfied, then Vbus is equal to the value determined in (5.13). If not, then
the output current is discontinuous and Vbus must be determined using (5.15), which has
been derived for DCM;
67 = 28

6L + N65< +

2

16O5 5 
<

(5.15)

With Vbus known, find the average current that flows out of capacitors during a half-line
cycle using either (5.16) for CCM or (5.17) for DCM
M,57D

M,57D

PQ

=

PQ

=

RS

M5 
28

TUV WCX

Y

ABC
<U

− 65 Z

(5.16)
(5.17)

3) Determine the average current that is fed from the input to Capacitors during a
half-line cycle using (5.17)

M,%D

PQ

E
= 3 ∗ (2% ∑2
,`L ] ∗ ^



P@),E DABC
@)

∗
(* − * ∗ ) + M%,,
_ &*)

(5.18)

∗
is the peak input current value during a switching cycle k. If (5.18) is
Where M%,,

equal to (5.14) or (5.15), then the converter is confirmed to be operating under steadystate conditions and the value of Vbus that has been calculated is valid. If not, then the
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operating point for which is to be determined is not a valid operating point, and the
procedure must be repeated for a different value of D. The flowchart in Fig. 5.7 shows
the procedure for the steady-state analysis, which can be implemented in a computer
program.

Vbus =

2Vo N
D

Vbus
− Vo
P
1 2N
D
.
.
< o
2
Lo
2 f sw Vo

Vbus =

2Vo N
D
Vbus = 2 N

I Cb ,out − avg =

16 Po Lo f sw
D2
2

Vo + Vo 2 +

Io D
N

I Cb ,out − avg =

V
D2
( bus − Vo )
4 NLo f sw 2 N

 V in , k −V bus

(t − t * ) + I in* , k  dt
L in
k =0 t* 

m tk

I Cb ,in − avg = 3 * ( 2

f ∑∫
in

I Cb ,out − avg = I Cb ,in − avg

Fig.5.7. The procedure of steady state analysis for determining the dc bus voltage.

The procedure can be repeated to determine Vbus (or any other parameter) for other
operating points, in order for curves to be generated for analysis and design purposes.
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The converter operating characteristics for any given input and output voltage are
dependent on three key parameters: transformer turns ratio N, input inductance Lin and
output Lo. In this section, the effect of each of these parameters is examined with graphs
of characteristic curves that have been generated with a computer program based on the
procedure described above.
A. Effect of Output Inductor Value Lo on DC Bus Voltage Vbus
It can be seen from Fig. 5.8 that varying Lo (but keeping all the other parameters
fixed) has a slight effect on Vbus for higher output loads when the output is operating in
CCM, but does so at lower output loads when the output is in DCM. This is because more
energy can be transferred from the dc bus capacitor to the output when the output
inductor current is discontinuous rather than continuous, for the same amount of average
output current.
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Fig.5.8. Effect of output inductor value Lo on dc bus voltage.
(Vin=208Vrms, Vo=48V, fsw=50kHz)
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B. Effect of Input Inductor Value Lin on DC Bus Voltage Vbus
It can be seen in Fig.5.9 that Vbus decreases as Lin is increased and all the other
parameters are kept constant. Similar to what was stated above for the output inductor,
less energy is transferred from the input to the dc bus when the inductor is larger and the
current is more likely to approach the boundary of CCM and DCM.
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Fig.5.9. Effect of input Inductor value Lin on DC Bus Voltage
(Vin=208Vrms, Vo=48V, fsw=50kHz)

C. Effect of Transformer Turns Ratio N on DC Bus Voltage
It can be seen in Fig.5.10 that Vbus decreases as the transformer turns ratio N is
decreased. This is because as N is lowered, the transformer primary current, which is
related to the current flowing out of the energy-storage capacitors, increases for the same
amount of load current and so does the amount of energy that is pumped out of C1 and
C2. If N is very low, then C1 and C2 may pump out so much energy that the energy
equilibrium at capacitor will result in a very low dc bus voltage that will in turn force the
converter to operate with an output voltage that will always be lower than the required
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value, especially under heavy load conditions. Likewise, if N is very high, then C1 and C2
may pump out so little energy that that the energy equilibrium C1 and C2 will result in a
very high dc bus voltage that will in turn force the converter to operate with an output
voltage that will always be higher than the required value, especially under light load
conditions.
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Fig.5.10. Effect of transformer ratio value N on dc bus voltage
(Vin=208Vrms, Vo=48V, fsw=50kHz)

D. Effect of input Voltage Vin on DC Bus Voltage Vbus
Fig.5.11 shows the effect of input voltage on dc bus voltage. As can be seen,
increasing the input voltage increases the dc bus voltage. This is because more energy is
pumped into the capacitors when the input voltage is at high line.
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Fig.5.11. Effect of input voltage vin on dc bus voltage
(Vin=208Vrms, Vo=48V, fsw=50kHz)

5.2.3. Converter Design
A procedure for the design of the converter is presented in this section and is
demonstrated with an example. The following criteria should be considered when trying
to design the converter:
1) The energy-storage capacitor voltage Vbus should not be excessive. The value of
Vbus should be kept below 800 V if possible so that the use of bulkier and more expensive
capacitors can be avoided.
2) Excessive peak output and input currents should be avoided if possible.
3) The input line current must satisfy the necessary regulatory agency requirements
of harmonic content such as IEC1000-3-2 Class A.
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A design procedure for the selection of converter components based on the
characteristic curves presented in the previous sections of this paper is given along with
an example to illustrate how the converter can be designed. The converter is to be
designed with the following parameters for the example:
Input voltage: Vin = 208± 10% Vl-l, rms
Output voltage: Vo = 48 V
Maximum output power: Po = 1500 W
Switching frequency: fsw = 1/Tsw = 50 kHz
Maximum capacitor voltage: (for each capacitor) 400 V
Input current harmonics: EN61000-3-2 for Class A electrical equipment.

Step 1: Determine Value for Turns Ratio of Main Transformer N
Fig. 5.10 shows that the value of N affects the primary-side dc bus voltage. It
determines how much reflected load current is available at the transformer primary to
discharge the bus capacitors. If N is low, the primary current may be too high and thus
more conduction losses. N should be high enough to reduce the circulating primary
current, then the primary current that is available to discharge the dc-link capacitors may
be low and thus Vbus may become excessive under certain operating conditions (i.e. high
line). Equation (5.10) shows the relation between Vbus, D, Vo and N. The minimum value
of N can be found by considering the case when the converter must operate with
minimum input line and thus, minimum primary-side dc bus voltage Vbus,min and
maximum duty cycle Dmax. If the converter can produce the required output voltage and
can operate with discontinuous input and continuous output currents in this case, then it
can do so for all cases.
8≥

67,2%
. 2
265

3

(5.19)
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Finding the proper value of N can be done with a computer program. As described
in Section III, Vbus is determined by the converter parameters for various values of Lin
and with fixed values of N. it should be the highest value for which valid operating points
exist for the two most extreme line and load conditions: high line, light load and low line,
full load. N has been chosen to be 3 for given example.
With a value of N=3, Vo = 48, and Dmax = 0.75 the actual value of Vbus can now be
determined by using computer program which gives Vbus,min = 384 V.

Step 2: Determine Value for Input Inductor Lin
The value for Lin should be low enough to ensure that the input current is fully
discontinuous under all operating conditions, but not so low as to result in excessively
high peak currents. This can be done using the computer program with the following
equations, which are based on the descriptions given in Section III .
For the case where Lin is such that the input current remains discontinuous for all
operating conditions, then the average input power can be expressed as:
3
1 gCB
O% = c ∗ d f ?
e7 L
2

where fsu is the input ac frequency and % =
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By substituting the value of is,k (21), Pin can be expressed as:
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By assuming the Pin =Po, Lin can be achieved:
%

WC) D;

1
=
i?
%
,`L

,, ?,,

(5.23)
WC) D;

1
<
.
i
=
4 . c O5 .  %

,`L

1−

?

<
,, ?

? ,, ?
67

The worst-case to be considered is the case when the converter operates with minimum
input voltage and maximum load since if the input current is discontinuous under these
conditions, it will be discontinuous for all other operating conditions and thus an
excellent power factor will be achieved. In this case, Vin = 188 Vphase,rms and Vbus = 384 V
as calculated in Step 1 are used to determine Lin at the boundary condition for the input
section, and D = Dmax = 0.75; assuming the converter to be lossless, Pin = Po = 1500 W is
used. The value of Lin = 68 µH is found from the computer program. For this design, Lin
= 65 µH is used.
Step 3: Determine Value for Output Inductor Lo:
The output inductor can be designed in such a way that the output current to be in
discontinuous (DCM) or continuous (CCM) or semi-continuous (SCCM) mode.
Therefore, there are three options to design output inductor.
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3. A) Output inductor for full output DCM
This method is a standard method that has been applied for many converters. The
maximum value of Lo should be the value of Lo with which the converter’s output current
will be on the boundary between being continuous and discontinuous when the converter
is operating with minimum input voltage, maximum duty cycle (Dmax), and full load
(Po,max). If this condition is met, then the output current will be discontinuous for all other
converter’s operating conditions. The maximum value of Lo can therefore be determined
to be
5,2

3

6L<
=
O5,2

3
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(1 − 2 3 ) e
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2
2

(5.24)

This results in a very high output ripple so that secondary diodes with high peak
current ratings and large output capacitors to filter the ripple are needed.
3. B) Output inductor for full output CCM
For having CCM at output, the minimum value of Lo should be the value of Lo
with which the converter’s output current will be continuous on the when the converter is
operating with maximum input voltage, minimum duty cycle (Dmin), and minimum Load
(10% of Po,max). If this condition is met, then the output current will be continuous for all
other converter’s operating conditions. The minimum value of Lo can therefore be
determined to be
5,2% ≥

6L<
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This results in a low ripple at output and low peak current rating for secondary diodes and
consequently lower output capacitor needs to filter the ripple. However, it has a major
drawback. Bus voltage Vbus is dependent on the current that is flowing in and out of the
bus capacitor, which is, in turn, dependent on the output inductor currents. When the
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output current is CCM then the dc bus voltage is dependent on the load and it is not
constant. This results that the high dc bus voltage at light load condition which needs to
use high voltage dc bus capacitor and switches with higher rating. There are two
solutions for this problem;
3.B.1) Dc Bus Voltage Control by Changing Auxiliary Winding Turns Ratio
The auxiliary winding turns ratio can be designed in a way that does not completely
cancel out the voltage across the dc bus capacitor. This reduces the amount of voltage
placed across the input inductor and thus reduces the amount of energy pumped into the
input inductor. Consequently, the reduced energy in the input inductor affects the energy
equilibrium of the dc bus capacitor and thus reduces the dc bus voltage.
Reducing the number of auxiliary winding turns introduces deadband regions in the
zero-crossing sections of the input current waveform. This is because the diode-bridge
diodes are reverse biased when the input voltage is low, and current is not allowed to
flow in the input inductor as the dc bus voltage is not fully cancelled out by the auxiliary
winding [28]. Therefore, there is a trade-off between the input pf and the dc bus voltage
reduction. The auxiliary winding turns ratio should be selected to satisfy both the
IEC1000-3-2 standards and reduce the dc bus voltage. For example, if choose Naux= 1.7
instead of 2, the bus voltage decreases 50 Volt. Fig. 5.12 shows the variation of power
factor versus variation of auxiliary winding turns ratio. (Nx= Naux /2).
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Fig.5.12
.12.Variation
.Variation of PF for different values of auxiliary winding turns ratio[28].
ratio[2

3. B.2) Output Inductor for Semi-CCM
Semi
This method is a compromising solution to have a continuous current at output for
almost loads in one hand and preventing high dc bus voltage on the other hand. The
output inductor should be designed
designed so that the output current is made to be continuous
under most operating conditions. The minimum value of Lo should be the value of Lo
with which the converter’s output current will be continuous on the when the converter is
operating with maximum input voltage, minimum duty cycle (Dmin), and at least 50% of
maximum load. The minimum value of Lo can therefore be determined to be
5,2%
2% ≥
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5.26)

In this paper, Semi-CCM
Semi CCM mode for the output current
current is assumed. Substituting
Po,max = 1500 W, Vo = 48 V, Tsw = 20 µs, and Dm = 0.5 gives Lo,min = 7 µH
µH and the value
of Lo should be larger to provide some margin. The value of Lo should be larger to
provide some margin. On the other hand, according to Fig.
Fig 5.3,
5. , the value of Lo cannot be
too high as the dc bus voltage of the converter will become excessive; a value of Lo = 11
µH
H is chosen.
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5.2.4. Experimental Results
An experimental prototype of the proposed converter was built to confirm its
feasibility. The prototype was designed according to the following specifications:
Input voltage Vin = 208±10% Vrms (line-line),
Output voltage Vo = 48 V,
Output power Po = 1.5kW,
Switching frequency fsw = 50 kHz.
The main switches are FDL100N50F, and diodes are UF1006DICT. The input
inductors are Labc = Lin = 60 µH, the dc link capacitors are C1, C2 = 2200 µF, and the
output inductor is Lo =11 µH. The auxiliary transformer ratio is 1:2 and the main
transformer ratio is 3:1. Typical converter waveforms are shown in Fig. 5.13, 5.14 and
5.15 for different loads. It can be seen that the proposed converter can operate with no
deadband regions, it is a multilevel full-bridge converter, that the switch stress is half the
dc bus voltage, and that it can operate with a continuous output current, unlike most other
converters of the same type. The lack of deadband regions in the input current waveforms
is due to the greater flexibility that is allowed by the proposed converter's multilevel
structure – there is less need to distort the input current to try to prevent the dc bus
voltage from becoming excessive. It should be noted that, like other previously proposed
converters with discontinuous input currents, the high input current ripple is a source of
EMI.
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(a) Input current and voltage (for two phases) (V: 100 V/div, I: 15 A/div)
A/div

(b) Output inductor current (I:15A/div., t: 5 µs/div.)

(c)Primary voltage of the main transformer (V: 150V/div., t: 5 µs/div.)
µ

(d)Bottom switch voltages Vds4 and Vds3 (V: 150V/div., t: 5 µs/div.)
s/div.)
Fig.5.13
.13.. Experimental results.
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(a) Input current
current and voltage (for two phases) (V: 100 V/div, I: 10 A/div)

(b) Output inductor current (I:15A/div., t: 5 µs/div.)

(c)Primary voltage of the main transformer (V: 200V/div., t: 5 µs/div.)
µ

(d)Bottom switch voltages Vds4 and Vds3 (V: 200V/div., t: 5 µs/div.)
s/div.)
Fig.5.14
.14.. Experimental results for 50% of full load.
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(a) Input current and voltage (for two phases) (V: 100 V/div, I: 10 A/div)

(b) Output inductor current (I:10A/div., t: 5 µs/div.)

(c)Primary voltage of the main transformer (V: 200V/div., t: 5 µs/div.)
µ

(d) Bottom switch voltages Vds4 and Vds3 (V: 200V/div., t: 5 µs/div.)
µ
Fig.5.15
.15.. Experimental results for 25% of full load.
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Fig.5.16. Converter efficiency with input voltage VLL-rms = 220 V.

The efficiency measured from the converter at light load was about 93% and for
full load was 91% as shown in Fig.5.16. In multilevel converters such as the proposed
converter, the voltage stresses of their power switches are only half of the input voltage
and not the full input voltage as is the case for two-level converters. This means that less
energy is required to discharge the output capacitances of switch MOSFET devices and
thus they can operate with fewer switching losses and a wider load range for ZVS than
two-level converters.
Compared to other multilevel converters such as the ones proposed in [51] and
[57], the proposed converter is simpler (in terms of topology and in capacitor voltage
balancing), has better lighter load efficiency (since its switches are exposed to less
voltage and thus it is easier to discharge switch capacitances during switch turn-on with
less primary current), and can operate with less output inductor current ripple, even
continuous output inductor current at heavier loads. In terms of THD, the proposed
converter has low THD, less than 7%, which is similar to the converters in [51] and [57].

112
Fig. 5.17 and 5.18 show the input current harmonics a Po =1500 W and Po =750 W
when Po =1500 W when Vin = 220 Vl-lrms . It can be seen that the converter's harmonics
are below the harmonic levels that are specified by the IEC 1000-3-2 standard.
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Fig.5.17. Input current harmonic at Vin = 220Vrms(l-l) , Po=1.5 KW compared to
IEC1000-3-2 Class A standard.
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Fig.5.18. Input current harmonic at Vin = 220Vrms(l-l) , Po=0.75 KW compared to
IEC1000-3-2 Class A standard.
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5.3.

A New Interleaved Three-Phase Single-Stage ThreeLevel Power Factor Correction AC-DC Converter
Although the converter described in Section 5.2 represents a significant

improvement over other previously proposed three-phase SSPFC converters, like these
other converters, it has discontinuous input currents. These discontinuous currents have
high current peaks that stress converter components and can introduce large high
frequency ripple into the ac source unless filtered out by a large input filter. In order to
minimize this high current ripple and reduce the size and cost of the input filter a new
topology consisting of interleaved discontinuous conduction mode (DCM) three-phase
three-level rectifiers is proposed, as shown in Fig. 5.19.

Fig.5.19. Proposed interleaved three-stage three-level converter

In comparison to the converter described in previous section, the proposed
converter using interleaved structure does not need to have two high voltage diodes;
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output current is continuous for all load ranges, dc bus voltage is less than 450 for all
conditions and has much more lower harmonic content at ac side.
5.3.1. Converter Operation
The key waveforms of the proposed converter are the same as described for the
converter in section 5.2 and it is shown in Fig.5.20.

∆s

∆s

Fig. 5.20. Typical waveforms describing the modes of operation.
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The proposed converter uses auxiliary windings that are taken from the converter
transformer to act as "magnetic switches" to cancel the dc bus capacitor voltage so that
the voltage that appears across the diode bridge output is zero. When the primary voltage
of the main transformer is positive, Auxiliary Winding 1 cancels out the dc bus voltage so
that the output voltage of Diode Bridge 1 (DB1) is zero and the currents in input inductors
La1, Lb1, and Lc1 rise. When the primary voltage of the main transformer is negative,
Auxiliary Winding 2 cancels out the dc bus voltage so that the output voltage of Diode
Bridge 2 (DB2) is zero and the currents in input inductors La2, Lb2, and Lc2 rise. When
there is no voltage across the main transformer primary winding, the total voltage across
the dc bus capacitors appears at the output of the diode bridges and the input currents
falls since this voltage is greater than the input voltage. The top two switches represent a
converter that produces a discontinuous current in input inductors La1, Lb1 and Lc1, the
bottom two switches represent a converter that produces a discontinuous current in input
inductors La2, Lb2, Lc2, so that when the two current of the same phase are added up, then
the current ripple is significantly reduced, if not cancelled altogether.
The converters modes of operation are explained in this section. To simplify the
analysis, the following assumptions are made: (i) The input voltage value can be
considered as constant within a switching period as the period of the three- phase voltage
supply is much longer than the switching period. (ii) All devices are ideal. (iii) The
currents in inductors La1 = Lb1 = Lc1 = La2 = Lb2 = Lc2 = L1=L2=L are iLa1, iLb1, iLc1, iLa2,
iLb2, and iLc2. (iv) The dc bus voltage has no ripple. (v) The turns ratio of auxiliary
windings are Naux1=Naux2=Naux. The equivalent circuit in each stage is shown in Fig. 3.21.
The converter goes through the following modes of operation:
Mode 1 (t0 < t < t1) (Fig. 5.21):
During this interval, switches S1 and S2 are ON. The switches remain ON for a period

given by 2 . In this mode, energy from dc bus capacitor C1 flows to the output load.


Due to magnetic coupling, a voltage appears across Auxiliary Winding 1that cancels the
total dc bus capacitor voltage; the voltage at the diode bridge output is zero and the input
currents in La1, Lb1, and Lc1 rise.
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Fig.5.21. Mode 1 (t0 < t < t1)
Mode 2 (t1 < t < t2) (Fig. 5.22):
In this mode, S1 is OFF and S2 remains ON. The energy stored in L1 during the previous
mode starts to transfer into the dc bus capacitor. The primary current of the main
transformer circulates through D1 and S2. With respect to the converter's output section,
the load inductor current freewheels in the secondary of the transformer, which defines a
voltage across the load filter inductor equal to –VL.

Fig. 5.22. Mode 2 (t1 < t < t2)

117

Mode 3 (t2 < t < t3) (Fig. 5.23):
In this mode, S1 and S2 are OFF. The energy stored in L1 still is transferring into the dc
bus capacitor. The primary current of the transformer charges C2 through the body diodes
of S3 and S4. Switches S3 and S4 are switched ON at the end of this mode.

Fig.5.23. Mode 3 (t2 < t < t3)

Mode 4 (t3 < t < t4) (Fig. 5.24):
In this mode, S3 and S4 are ON and energy flows from the capacitor C2 into the load. The
magnetic switch cancels out the dc bus voltage and voltage across the auxiliary inductors
L2 becomes only the rectified supply voltage of each phase and the current flowing
through each inductor increases. This mode ends when the energy stored in L1 completely
transfers into the dc bus capacitor. For the remainder of the switching cycle, the converter
goes through Modes 1 to 4, but with S3 and S4 ON instead of S1 and S2 and DB2 instead
of DB1.
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Fig.5.24. Mode 4 (t3 < t < t4)
Mode 5(t4 < t < t5) (Fig. 5.25):
In this mode, S3 and S4 are ON and a symmetrical period begins. In this mode, energy
flows from the capacitor C2 into the load. The voltage across the auxiliary inductors L2
becomes only the rectified supply voltage of each phase and the current flowing through
each inductor increases.

Fig.5.25. Mode 5 (t4 < t < t5)
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Mode 6 (t5 < t < t6) (Fig. 5.26):
In this mode, S3 is ON and S4 is OFF and the primary current of the main transformer
circulates through the diode D2 and S3. The energy stored in the auxiliary inductors L2
during the previous mode starts transferring into the dc bus capacitor. The output inductor
current also freewheels in the secondary of the transformer during this mode.

Fig.5.26. Mode 6 (t5 < t < t6)
Mode 7 (t6 < t < t7) (Fig. 5.27):
In this mode, S3 and S4 are OFF and the primary current of the transformer charges the
capacitor C1 through the body diodes of S1 and S2. The energy stored in the auxiliary
inductors L2 transfers into the dc bus capacitor.
Mode 8 (t7 < t < t8) (Fig. 5.28):
In this mode, S1 and S2 are ON. In this mode, energy from dc bus capacitor C1 flows to
the output load. This mode ends when energy in inductors L2 completely transfer into the
dc bus. Time t8 is the end of the switching cycle and another switching cycle begins with
the same modes.
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Fig.5.27. Mode 7 (t6 < t < t7)

Fig.5.28. Mode 8 (t7 < t < t8)

It should be noted that input current is summation of inductor currents iL1 and iL2
which are both discontinuous. However, by selecting appropriate values for L1 (= La1 =
Lb1 = Lc1) and L2 (= La2 = Lb2 = Lc2) in such a way that two inductor currents such as iLa1
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and iLa2 have to overlap each other, the input current can be made continuous as shown in
Fig. 5.29; thus reducing the size of input filter significantly. There is a naturally 180o
phase difference between the currents in L1 and the currents in L2 as one set of currents
rises when the transformer primary is impressed with a positive voltage and the other set
rises when the transformer primary is impressed with a negative voltage – these two
events occur 180o apart during a switching cycle.

Fig.5.29. Interleaving between two input inductor currents.

5.3.2. Converter Characteristics
The procedure discussed in Section 5.2.2 can be repeated to determine Vbus (or any
other parameter) for other operating points, in order for curves to be generated for
analysis and design purposes. The converter operating characteristics for any given input
and output voltage are dependent on three key parameters: transformer turns ratio N,
input inductances L1,2 and output Lo. In this section, the effect of each of these parameters
is examined with graphs of characteristic curves that have been generated with a
computer program.
A. Effect of Output Inductor Value Lo on dc Bus Voltage Vbus
It can be seen from Fig.5.30 (a) that varying Lo (but keeping all the other
parameters fixed) has a slight effect on Vbus for higher output loads when the output is
operating in CCM, but does so at lower output loads when the output is in DCM. This is
because more energy can be transferred from the dc bus capacitor to the output when the
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output inductor current is discontinuous rather than continuous, for the same amount of
average output current.
B. Effect of Input Inductor Value Lin on dc Bus Voltage Vbus
It can be seen in Fig.5.30 (b) that Vbus decreases as Lin is increased and all the
other parameters are kept constant. Similar to what was stated above for the output
inductor, less energy is transferred from the input to the dc bus when the inductor is
larger and the current is more likely to approach the boundary of CCM and DCM.
C. Effect of Transformer Turns Ratio N on dc Bus Voltage
It can be seen in Fig. 5.30 (c) that Vbus decreases as the transformer turns ratio N
is decreased. This is because as N is lowered, the transformer primary current, which is
related to the current flowing out of the energy-storage capacitors, increases for the same
amount of load current and so does the amount of energy that is pumped out of C1 and
C2. If N is very low, then C1 and C2 may pump out so much energy that the energy
equilibrium at capacitor will result in a very low dc bus voltage that will in turn force the
converter to operate with an output voltage that will always be lower than the required
value, especially under heavy load conditions. Likewise, if N is very high, then C1 and C2
may pump out so little energy that that the energy equilibrium C1 and C2 will result in a
very high dc bus voltage that will in turn force the converter to operate with an output
voltage that will always be higher than the required value, especially under light load
conditions.
D. Effect of input Voltage Vin on DC Bus Voltage
Fig. 5.23 (d) shows the effect of input voltage on dc bus voltage. As can be seen,
increasing the input voltage increases the dc bus voltage. This is because more energy is
pumped into the capacitors when the input voltage is at high line.
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(c) Effect of transformer ratio value N on dc bus voltage
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d. Effect of input voltage vin on dc bus voltage
Fig.5.30. Steady-state characteristic curves (Vin=208Vrms, Vo=48V, fsw=100kHz).
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5.3.3. Converter Design
A procedure for the design of the converter is presented in this section and is
demonstrated with an example. The following criteria should be considered when trying
to design the converter:
i.

The energy-storage capacitor voltage Vbus should not be excessive. The value of
Vbus should be kept to below 800 V if possible so that the use of bulkier, more
expensive capacitors can be avoided.

ii.

Excessive peak output and input currents should be avoided.

iii.

The input line current must satisfy the necessary regulatory agency requirements
of harmonic content such as IEC1000-3-2 Class A.

A design procedure for the selection of converter components based on the
characteristic curves presented in the previous sections of this paper is given along with
an example to illustrate how the converter can be designed. The converter is to be
designed with the following parameters for the example:

Input voltage: Vin = 208± 10% Vl-l, rms
Output voltage: Vo = 48 V
Maximum output power: Po = 1100 W
Switching frequency: fsw = 1/Tsw = 100 kHz
Maximum capacitor voltage: (for each capacitor) 400 V
Input current harmonics: EN61000-3-2 for Class A electrical equipment.

Step1: Determine Value for Turns Ratio of Main Transformer N
N is an important parameter as it affects the amount of reflected load current that is
available at the transformer primary to discharge the bus capacitors. Fig. 5.30(c) is an
example of how the value of N affects the primary-side dc bus voltage. If N is very high,
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then there is little reflected load current available to discharge the bus capacitors, which
can result in an extremely high dc bus voltage. If N is low, then the primary current may
be very high as there will be a high amount of current circulating in the transformer
primary, which will create significant conduction losses. A trade-off between high values
of N and low values of N, therefore, must be considered when selecting a value of N.
Selecting a value of N, however, cannot be done with a simple equation and must
be done using some other method. One way of doing so is to use the computer program
described in the previous section of this paper to examine a wide range of potentially
valid combinations of Lo and Lin – combinations that allow the converter to work for the
two most extreme line and load conditions: high line, light load and low line, full load.
For this particular design example, numerous graphs of characteristic curves for different
values of N were generated by the authors (not shown here due to space) and based on
these graphs, a value of N = 2.5 is selected as an appropriate value.
The relation between Vbus, D, Vo and N is similar to (5.12). For the check, the
operation of the converter at minimum input line when it operates with minimum
primary-side dc bus voltage Vbus,min and maximum duty cycle Dmax should be considered.
If the converter can produce the required output voltage and can operate with
discontinuous input and continuous output currents in this case, then it can do so for all
cases. Substituting Vbus,min and maximum duty cycle Dmax into equation (5.12) gives
67,2% =

265
.8
2 3

(5.27)

Substituting Vo = 48, N = 2.5, and Dmax = 0.8 (0.8 has been selected as a conservative
Dmax to provide some margin) gives
67,2% =

2(48)
. (2.5) = 300 6
0.8

(5.28)

It should be noted that the dc bus voltage has not been determined yet. All that has been
determined thus far is a value of N that can operate with an acceptable duty cycle for an
acceptable minimum dc bus voltage.
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Step2: Determine Value for Output Inductor Lo
For having CCM at output, the minimum value of Lo should be the value of Lo with
which the converter’s output current will be continuous on the when the converter is
operating with maximum input voltage, minimum duty cycle (Dmin), and minimum Load
(10% of Po,max). If this condition is met, then the output current will be continuous for all
other converter’s operating conditions. The minimum value of Lo can therefore be
determined to be
5,2%

6L<
≥
0.1 . O5,2

3

.

(1 − 2% ) e
.
2
2

(5.29)

This results in a low ripple at output and low peak current rating for secondary
diodes and consequently lower output capacitor needs to filter the ripple. Substituting Vo

= 48, O5,2

3

= 1100 l, Dmin = 0.1 and fsw=100Khz, therefore the value of Lo should be

larger than 47 µH. In this case Lo=100 µH is chosen to have less ripple at output and
decrease the output capacitance filter.
Step 3: Determine Value for Input Inductor Lin
The value for L1 and L2 should be low enough to ensure that their currents are fully
discontinuous under all operating conditions, but not so low as to result in excessively
high peak currents. This can be done using the computer program with the following
equations, which are based on the descriptions given in Section III . For the case where
L1 = L2 =L are such that the iL1 and iL2 remain discontinuous for all operating conditions,
then the average input power can be expressed as;
3
1 gCB
O% = c ∗ d f ?
e7 L
2

WC) D;

3 1
i?
,, ?,, &E *h = c .
%
,`L
2

where fsu is the input ac frequency and % =

<WCX
WCB
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(5.30)
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By substituting the value of is,k (5.31), Pin can be expressed as:
WC) D;

3 1
O% = c .
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By assuming the Pin =Po, Lin can be achieved:
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(5.33)

The worst-case to be considered is the case when the converter operates with
minimum input voltage and maximum load since if the input current is discontinuous
under these conditions, it will be discontinuous for all other operating conditions and thus
an excellent power factor will be achieved. In this case, Vin = 188 Vphase,rms and Vbus =
300 V as calculated in Step 2 are used to determine Lin at the boundary condition for the
input section, and D = Dmax = 0.8; assuming the converter to be lossless, Pin = Po = 1100
W is used. The value of Lin = 180 µH is found from the computer program. For this
design, L = 140 µH is used.

5.3.4. Experimental Results and Converter Analysis
An experimental prototype of the proposed converter was built to confirm its
feasibility. The prototype was designed according to the following specifications:
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Input voltage Vin = 208±10% Vrms (line-line),
Output voltage Vo = 48 V,
Output power Po = 1.1KW,
Switching frequency fsw = 100 kHz.
Typical converter waveforms are shown in Fig. 5.31. It can be seen that the
proposed converter can operate with nearly sinusoidal input currents with no deadband
regions that it is a multilevel full-bridge converter, that the switch stress is half the dc bus
voltage, and that it can operate with a continuous output current, unlike most other
converters of the same type.
Experimental results obtained for the proposed converter are compared to the
converter proposed in Section 5.2 with same specifications as shown in Tables I and II.
The previous converter is a non-interleaved version of the proposed converter with just
one set of input inductors instead of two. The output inductor current for the previous
converter was designed to be continuous for heavy loads and discontinuous for light
loads to keep the dc bus voltage less than 450V. The proposed converter while keeping
the same advantages of that converter has continuous current at the output for 10% of full
load to full load which makes the output current have less ripple. This is because, the
proposed converter has a quite large inductor at the input and therefore the dc bus is small
enough that permits to the output inductor to be large enough. It should be noted that no
additional input filtering was used for the proposed interleaved converter and the input
current waveform shown in Fig. 5.31 (c) is just the summation of an input phase current
of Diode Bridge 1 and the corresponding phase current of Diode Bridge 2.
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(a)

Top switch voltages Vds1 and Vds2 (V: 100V/div., t:4 µs/div.)

(b) Primary voltage of the main transformer (V:100V/div.,t: 4 µs/div.)
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(c) Input current and voltage (V: 100 V/div, I: 4 A/div)

(d) Output inductor current (I:10A/div., t: 4 µs/div.)

Fig.5.31. Experimental results.

132
Table I: Comparison of elements for non-interleaved and interleaved converters
Coverters
Components

Non-interleaved
three-level PFC
converter

Interleaved threelevel PFC converter

S1-S4

4 * FDL100N50F - 500V

Clamp diodes

2 * MUR 860

Rectifier diodes

DSSK60-02A

Auxiliary rectifier diodes

-

DSI45-16A

Diode bridge

2 * SC50VB80-G

SC50VB80-G

Bus Capacitors

2 * 2200 uF

Input boost inductor

80 µH

2 * 140 µH

Input filter inductor

3 * 20 µH

-

Input filter capacitor

3 * 1 µF

-

Output filter inductor

15 µH

100 µH

Output filter capacitor

450µF

450µF

Transformer turns ratio

25:10:10

25:10:10

Table II: Comparison of features for non-interleaved and interleaved converters
Coverters
Non-interleaved
three-level PFC
converter

Interleaved
three-level PFC
converter

∆M5

1.2 V

0.06 V

7.5 A

0.8 A

Dmax

0.61

0.77

Vbus,max

533

302

THD of input current

2.9 %

0.8 %

Parameters
∆65
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Fig.5.32 and 5.33 show the input current harmonics at Po =1.1KW and Po =750 W
and Vin = 220 Vl-lrms . It can be seen that the converter's harmonics are below the
harmonic levels that are specified by the IEC 1000-3-2 standard.
IEC 1000-3-2 Limits
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Current ( A )
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Fig.5.32. Input current harmonic at Vin = 220Vrms(l-l) , Po=1.1 KW compared to
IEC1000-3-2 standard.
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Fig.5.33. Input current harmonic at Vin = 220Vrms(l-l) , Po=0.575 KW compared to
IEC1000-3-2 standard.
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Fig.5.34 shows efficiency of the proposed converter at various output power.
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Fig.5.34. Efficiency of the proposed converter at various output power

5.4.

Conclusion
In this chapter, the single-phase three-level SSPFC converter proposed in Chapter 2

was modified by changing its input section from a single-phase to a three-phase input.
This was done to examine whether the principles behind the single-phase converter could
be extended to a three-phase converter – something that is not possible for many
previously proposed single-stage SSPFC converters. The steady-state characteristics of
the new three-phase converter were determined by mathematical analysis and a design
example was presented. It was confirmed that the new three-phase converter was feasible
based on results that were obtained from an experimental prototype.
Based on the new three-phase converter, a second three-phase converter was
proposed. This second converter was similar to the first one except that its input was
interleaved with two paralleled sections so that its input current can be reduced. The
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operation of the new three-phase SSPFC converter with interleaved input section and its
modes of operation were explained in detail. The steady-state characteristics of the
converter were determined by mathematical analysis and used to develop a procedure for
the design of key converter components. The feasibility of the new converter was
confirmed with results that were obtained from an experimental prototype.
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Chapter 6
6. Multilevel DC-DC Converter
6.1.

Introduction
The focus of the work that was done for this thesis was on single-phase and three-

phase multilevel SSPFC converters. Based on the work that was done, it was determined
that multilevel converters offer several advantages over two-stage single-phase and threephase SSPFC converters. As a result of this conclusion, it was decided to investigate the
use of multilevel converter principles to improve the performance of DC-DC full-bridge
converters – specifically its efficiency, especially under light-load conditions.
In this chapter, a new multilevel DC-DC converter is proposed. The basic operation
of the converter is explained as are the various modes of operation that the converter goes
through during a switching cycle. The steady-state characteristics of the converter are
determined by mathematical analysis and are used to develop a procedure for the design
of key converter components. The feasibility of the new converter is confirmed with
results that were obtained from an experimental prototype.

6.2.

Three-Level DC-DC Converters for Switch-Mode Power
Supplies
A new approach to improve light load converter efficiency in DC-DC full-bridge

converters is based on using the conventional three-level DC-DC converter (Fig.6.1) in a
novel manner. Three-level DC-DC converters are typically used in applications where the
input voltage is very high. For example, in high power three-phase AC-DC converters
systems where the output of an AC-DC front-end converter is fed to the input of a
downstream DC-DC converter, the output voltage of the front-end converter is typically
around 800-1000V. In order to avoid peak voltage stresses of 800-1000 V on the DC-DC
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converter switches or use devices with lower peak voltage rating that are cheaper, more
available and have better switching characteristics, three-level converters are used as the
peak voltage rating of the switches in the converter is half of the input DC bus voltage.

Fig.6.1. Three-level DC-DC converter for low input voltage applications.

Since three-level DC-DC converters have been limited to be used in high voltage
and high power applications, they have not been considered for use in lower voltage,
lower power applications such as in switch-mode power supplies. As a result, the
advantages of three-level converters in lower voltage and lower power switch-mode
power supplies have not been considered and power electronics personnel who work on
these converters are, therefore, not familiar with three-level converters. The operation of
a three-level dc-dc converter is briefly reviewed in the next section for their benefit.
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6.2.1. Modes of Operation
Equivalent circuit diagrams that show the modes of operation for a half-switching
cycle for the three-level converter in Fig. 6.1 are shown in Fig. 6.2. Typical gating signals
for the four converter switches are shown in Fig. 6.3.
Mode 1: During this mode, switches S1 and S2 are on, half the dc bus voltage Vin/2 is
impressed across the transformer primary, and energy is transferred to the output.
Mode 2: During this mode, switch S1 is turned off and the voltage of CS1 increases from
zero to Vin/2 while the voltage of (CS3+CS4) decreases from Vin to Vin/2 and voltages
cross the switches S3 and S4 are exposed to Vin/4.
Mode 3: During this mode, the converter is in a freewheeling mode of operation as
current freewheels through S2 and D1. It should be noted that the voltage across S1 during
this mode is Vin/2.
Mode 4: The converter enters Mode 4 when S2 is turned off. The transformer primary
current discharges the output capacitances of switches S3 and S4 so that current flows
through the body diodes of these devices. The mode ends when S3 and S4 are turned on
and the converter enters Mode 1 but with S3 and S4 on instead of S1 and S2.

(a) Mode1

139

(b) Mode2

(c) Mode3
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(d) Mode4

Fig.6.2. Modes of operation.

Fig.6.3. Typical waveforms of a three-level converter.
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It should be noted that the switches in three-level DC-DC converters are exposed to
only half of the dc bus voltage can be taken advantage to improve light-load efficiency in
lower voltage and lower power applications. For example, if a three-level DC-DC
converter is implemented in an application where the dc bus voltage is 400 V instead of >
600 V, which is a typical input voltage seen by a two-level converter, then the voltage
across the converter switches will only be 100 V before turning on, as can be seen in
Fig.6.3. If the turn-on loss of a MOSFET switch is proportional to ½ CV2 where C is the
capacitance across the device and V is the voltage across the switch, then there will be an
automatic significant reduction in switching losses without the need to use any active
auxiliary circuit.

6.2.2. Comparison of Two-Level and Three-Level DC-DC Converter
A ccomparison between a two-level DC-DC converter and a three-level DC-DC
converter based on experimental results obtained from prototype converters will be made
in the next section.
With respect to the converter switches, the switches of the three-level converter
have a peak voltage stress that is half that of the switches of the two-level converter, but
must conduct approximately twice as much current. This would seem to mean that the
switches in the three-level converter have fewer turn-on switching losses due to ½ CV2,
but more conduction losses due to the product of I2 and Rds(on), where I is the rms
current flowing through the device, typically a MOSFET, and Rds(on) is MOSFET onstate resistance. Switch turn-off losses would seem to be the same given that switch
voltage and current are inversely proportional when comparing these parameters with
respect to the two converters.
Lower voltage rated switch MOSFET devices, however, tend to have lower values
of on-state resistance Rds(on) than higher voltage rated MOSFET devices. A higher
voltage rated MOSFET device with a low Rds(on) value is relatively expensive compared
to comparable device with a higher Rds(on) value and a lower voltage rated MOSFET
with a low Rds(on) value. As a result, when considering a comparison between two-level
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and three-level converter, a key consideration that should be taken into account is
whether the lower voltage rated MOSFET has a sufficiently low Rds(on) value that can
offset the higher conduction losses that exist when it is implemented in a three-level
converter.
Switch turn-off losses would seem to be the same for both converters given that
switch voltage and current are inversely proportional and turn-off losses can be calculated
based on




 

  . However, lower voltage rated switches have lower values of toff

than higher voltage rated switches (the switches selected for the three-level converter in

this letter have a toff value that is less than half the value of that for the switches selected
for the two-level converter) so that the turn-off losses in three-level converters can be less
than those in two-level converters, depending on the switches that are selected.
The two-level and three-level converter prototypes were designed with the
following specifications: Input voltage Vi = 400 V, output voltage Vo = 48 V, maximum
output power Po,max = 700 W, and switching frequency fsw = 50 kHz. Since the design of
the conventional two-level and three-level PWM full-bridge converters is very wellknown, only certain key design considerations are presented here and readers are referred
to papers such as [80] for more design details.
In order to try to keep the design of the two converters similar, an attempt was
made to keep the cost of the components of both converters to be the same. As a result,
since lower voltage rated switches are less expensive than higher voltage rated switches
and diodes are significantly less expensive than switches, it is possible for the cost of the
three-level converter to be the same or even less than the two-level converter even though
it has more components. Moreover, both converters were designed with the same
maximum effective duty cycle (duty cycle minus duty cycle loss), Deff = 0.6 and the
resonant inductor Lr (defined as the sum of the primary transformer leakage inductance
and an inductor placed in series with the main power transformer to extend the load range
over which the converter can operate with zero-voltage switching) was chosen to have a
maximum 20% reduction in primary duty cycle as per [80]. The resonant inductor Lr
contributes to a loss in effective duty cycle as it causes a finite slope of rising and falling
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primary current edges to appear in the transformer primary current, which delays the time
when the primary voltage can be reflected to the secondary voltage (thus causing duty
cycle loss).
With a maximum effective duty cycle of Deff = 0.6 and a maximum 20% reduction in
primary duty cycle, the maximum primary duty cycle can be expressed as
D = 0.6 + 0.2D

(6.1)

Solving (6.1) results in D = 0.75. The value of the resonant inductor that will result in a
20% reduction in primary duty cycle can be determined according to the following
equation from [10]
.

=



where




 

(6.2)

=  = 0.6

(6.3)

Substituting (6.3) into (6.2) gives n= 2.5 and Lr= 25µH. Based on these values and
following the design procedure shown in [80], IPD600N25N3G MOSFET devices were
selected for the main full-bridge switches. These devices have an output capacitance C =
100pF and an Rds(on) value of 60mΩ.
In order to have ZVS, it is necessary to have enough energy available from Lr to
discharge the output capacitances of the switches before they are turned on. The
following expression from [80] can be used to determine the minimum primary current
needed to achieve ZVS, with Vin = 400, C = 100 pF and Lr= 25µH from (6.2):
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= 0.49

(6.4)

This primary current corresponds to 1.225 A load current, which is 8% of the full load
current.
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A similar procedure can be done for the two-level converter. Like the three-level
converter above, the two-level converter was designed for a maximum Deff = 0.6, a
maximum 20% reduction in primary duty cycle as per [80]. Using equations (6.2) (but
with Vin instead of Vin/2) and (6.3)), values of n=5 and Lr= 102µH can be obtained. This
value of Lr is comparable to what has been used in the literature for specifications that are
like the one used for this letter. Based on these values and following the design procedure
shown in [80], FDP18N50 MOSFET devices were selected for the main full-bridge
switches. These devices have an output capacitance C = 350pF and an Rds(on) value of
265 mΩ.
Equation (6.4) can be used to determine the minimum primary current needed to
achieve ZVS for the two-level converter. Substituting Vin = 400, C = 100 pF and Lr=
102µH into (6.4) gives
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= 0.9

(6.5)

This primary current corresponds to 4.5 A load current, which is 30% of the full
load current. If this current is compared to the value of Ipr,min obtained for the three-level
converter, it can be concluded that for two converters of comparable cost, the ZVS range
for the three-level converter is significantly greater than that of for two-level converter.
When both the three-level and two-level converters are operating with heavy loads,
the conduction losses in their switches become more dominant as more current flows
through them. These losses are due to the Rds(on) value of the switches; therefore, less
Rds(on) results in fewer conduction losses and ultimately improved converter efficiency at
heavy loads. Three-level converters can have fewer conduction losses than two-level
converters operating with the same input voltage and load even though the transformer
primary current is twice as much as the current in two-level converters. This is because
switches with half the voltage rating of those used in two-level converters have
considerably smaller Rds(on) values and are cheaper as well. For example, the switches
that were selected for the three-level converter (IPD600N25N3G) have Rds(on)=60 mΩ
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and the switches for two-level converter (FDP18N50) have Rds(on)=265 mΩ. As a result,
the three-level converter may have the same amount of conduction losses or even fewer
losses than the two-level converter.

6.2.3. Experimental Results
In order to compare the performance of the conventional two-level ZVS-FB
converter shown in Fig.1.9 and the conventional three-level DC-DC converter shown in
Fig.6.1 for lower voltage, lower power applications, two prototypes were designed and
built with the component shown in Tables I.

Table I. Converter Components
Converters
Components
Two-Level

Three-Level

S1-S4

FDP18N50
RDS(on) = 265 mΩ
Coss=330 pF

IPD600N25N3G
RDS(on) = 60m Ω
Coss=130 pF

D1-D2

BYV29
(Clamping diode)

BYV29

Rectifier diodes

DSSK60-02A

DSSK60-02A

Transformer turns ratio

5:1:1

2.5:1:1

Lr

102 µH

25 µH

It should be noted in order to minimize converter voltage ringing on both the
primary and secondary sides of the transformer for two-level full bridge DC-DC
converter, two clamping diodes, as can be seen in Fig.6.4, added to the primary side.
Inductor Lr stores extra energy to extend the soft-switching range and reduce the reverse
recovery current of the secondary-side rectifier diodes, while the clamping circuit
minimizes converter voltage ringing on both the primary and secondary sides of the
transformer.
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Fig.6.4. A phase-shifted,
phase shifted, full-bridge
full bridge DC-DC
DC DC converter with clamping diodes [20].
[20]

5(a) and 6.5(b)
(b) show typical switch voltage and transformer primary voltage
Fig. 6.5(a)
waveforms for the three-level
three level converter. It can be seen that the voltage across the switch
is half the dc bus voltage and that the transformer primary voltage has the same shape as
that found in a conventional two-level
two level converter.
Fig. 6.6
6 shows a graph of curves of efficiency vs. output load for the two
converters. It can be seen that that
that three-level
three level converter has a much higher efficiency that
the two-level
two level converter under light load conditions and that the efficiency of the two
converters are almost the same under heavy load conditions. This is because under light
load conditions where there is generally insufficient energy to discharge the switch output
capacitances, the threethree-level
level converter has more transformer energy available to
discharge less capacitance energy as (a) only Vin/4 is placed across each switch instead of
Vin (described
ed in Mode 2) and (b) the three-level
three level converter transformer has an input to
output turns ratio that about half that of the two-level
two level converter since Vin/2 is placed
across the primary so that there is more reflected current in the primary.

147

(a) Top switch voltages
voltages Vds1 and Vds2 a three-level
level converter
onverter (V: 100V/div., t:10 µs/div.)
s/div.)

(b) Primary voltage of a three-level
three level converter (V: 100V/div., t:10 µs/div.)
s/div.)

Fig.6.5. Typical waveforms of a three-level
three
converter
onverter (Vin = 400 V)
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Fig. 6.6. Efficiency of ZVS full-bridge and three-level converter

Since the three-level converter has more circulating current than the two-level
converter, the savings in switching losses begin to be offset by an increase in conduction
losses as the load is increased. However, the switches are selected for three-level
converter have smaller RDS(on), so that the efficiency of the three-level converter is almost
the same as the two-level converter at heavier loads.
When compared to the standard two-level converter, the three-level converter has
the same number of components except that it has some additional diodes for switch
voltage clamping. These components can be considered to be like an auxiliary circuit that
is typically found in ZVS-PWM boost converters. In other words, just as power
electronics personnel typically use active auxiliary circuits to improve heavy load
efficiency in ZVS-PWM boost converters, so too can an auxiliary circuit be used to
improve light load efficiency. However, in the case of the three-level converter, the
“auxiliary circuit” is simple, passive, and does not affect heavy load efficiency.
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It should be noted that there are seemingly an infinite number of types of
MOSFETs and that their cost can vary considerably over time. As a result, the decisions
that power electronic designers may make in the design of DC-DC converters may be
considerably different than what has been done for this thesis. Nonetheless, there may be
cases where the use of three-level DC-DC converters is recommended over two-level
converters, but this is a design strategy that has not been reported in the literature. The
main objective of this part of the thesis has been to make power electronics designers
aware of the possibilities of three-level converters.

6.3. A New DC-DC Converter with Wide-Range ZVS and Zero
Circulating Current
Although the converter shown in Fig. 6.1 has better light load efficiency than the
ZVS-PWM-FB converter, the trade-off of ZVS range vs. circulating current described in
Section 6.1 must still be considered. A converter that can operate with ZVS under
extremely light load conditions with increasing primary circulating current, which would
compromise heavy load efficiency, would be very attractive.
One of the key issues related to primary circulating current is that when the twolevel ZVS-PWM-FB is in a freewheeling mode of operation (when there is no voltage
impressed across the transformer and thus no energy transfer from primary to secondary),
this current just flows in the circuit and does nothing but contribute to power losses.
Circulating current and ZVS capability are inversely related as more circulating current
means a wider load range for ZVS operation as there is more energy available to
discharge the switch output capacitances. This results in fewer switching losses, but more
conduction losses.
It is, therefore, standard practice for ZVS-PWM-FB converter designs that the
range of ZVS operation be limited to loads greater than 25%-50% full-load so that
conduction losses caused by circulating current do not become excessive. But regardless
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of whatever compromise is made between circulating current and ZVS range, there are
two main weaknesses for the ZVS-PWM-FB topology for high-voltage applications; one
of them is its poor light load efficiency and another one is the voltage stress across the
switches.
Attempts have been made to increase the efficiency of full-bridge DC-DC
converters by addressing this issue of circulating current vs. ZVS range, but most of these
attempts have been flawed in some way. For example, converters that use zero-voltagezero-current methods to eliminate the freewheeling mode circulating current [60]-[64] or
use passive auxiliary circuits to extend the ZVS range [65]-[70] offer modest
improvement over the ZVS-PWM-FB converter for light loads.
Three-level DC-DC converters have been presented in [72]-[77], [81]-[83] to
reduce the voltage stress across the switches. The voltage stresses of their power switches
are only half of the input voltage and not the full input voltage as is the case for two-level
converters. This means that less energy is required to discharge the output capacitances of
switch MOSFET devices and thus they can operate with fewer switching losses and a
wider load range for ZVS than two-level converters. The circulating current in three-level
converters, however, can be twice as much as that found in comparable two-level
converters so that they have more conduction losses. These conduction losses can offset
the gain in efficiency that are made with the extension of the load range for ZVS.
This part of the thesis proposes a new DC-DC converter that tries to take advantage
of the lower switch voltage stress of three-level converters, but with minimal circulating
current so that excellent converter efficiency can be achieved. In the following sections,
the new converter is introduced, its basic operating principles are explained, and its
modes of operation and its characteristics are discussed. The feasibility of the proposed
converter is confirmed with experimental results obtained from a prototype converter.
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6.3.1. Basic Principles
The main principle of the proposed converter is based on half-bridge (HB) DC-DC
converters as shown in Fig. 6.7. Operating the converter with the gating signals of the
switches set at 50% of the duty cycle is the most attractive way to operate a half-bridge
converter. This is because the converter has no circulating current when operating with
such gating signals and each capacitor has approximately the same voltage across it.
Moreover, the HB converter works with soft-switching over a wide load range without
using snubber circuits.

Fig. 6.7. Half-bridge converter.

The HB converter can be modified to have the topology shown in Fig. 6.8. This
converter consists of a half-bridge inverter and a full-wave rectification circuit and a
current-doubler output. This converter has the same advantages of the HB converter
while the converter’s secondary acts as two interleaved forward converter outputs
connected in parallel and 180º phase offset between the two outputs. The power
transformer and the output inductors operate in such a way that switches can maintain
ZVS over a wide load range.

152

Fig.6.8. Modified half-bridge converter.

Although it is advantageous to operate a HB converter with its switches operating
with 50% duty cycle, fixing the duty cycle means that the converter cannot regulate its
output voltage. Several converters that combine two HB converters in their topologies
and regulate the output voltage by some other means have been proposed in the literature
to take advantage of the benefits of operating a HB converter with 50% duty cycle [84][88]. The topology proposed in [84] and [85] uses two HB converters in series at the
input and in series at the output with an interleaved phase shift strategy. This converter
has some advantages such as a wide load range ZVS for its switches and a voltage stress
for each switch that is half of the dc bus voltage; however, this converter has the same
issues that ZVS-PWM-FB converters have related to circulating current when it is in a
freewheeling mode so that it suffers from conduction losses under heavy load conditions.
The converter proposed in [86] is a two stage converter that combines a buck
converter stage with a HB converter. The first stage is the buck converter stage, which is
used to regulate the input of the HB converter, which is made to operate with a 50% duty
cycle. The buck converter stage can regulate the output and the voltage stress of the
converter switches is half of the dc bus voltage; however, the switches of buck converters
turn on without ZVS, which affects converter efficiency.
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Another topology proposed in [87] combines two of the modified HB converters
shown in Fig.6.8 by connecting them in parallel at the input and output. This converter
can operate with ZVS over a wide load range and does not have any circulating current
due to freewheeling modes of operation. The voltage stress of each switch, however, is
equal to the dc bus voltage so that the same amount of energy is required to discharge the
output switch capacitances as for the output capacitances in two-level converters, which
means that the light load efficiency is still not good.
A new DC-DC converter, proposed in this section, has HB converters connected to
the input together in series as shown in Fig. 6.9, with (a) one converter stacked on top of
the other, (b) a PWM technique that phase-shifts the transformer voltage of one of the
half-bridges with respect to the other, and (c) the secondary outputs of the two converters
superimposed on a common output filter. The overall DC-DC converter can operate with
the ZVS advantages and zero circulating current of a half-bridge converter, but with
output voltage regulation. Moreover, the proposed converter arrangement reduces the
voltage ratings of the switches so that it can operate with improved light load efficiency.
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(a) The block diagram of the proposed converter

(b) Schematic of the proposed DC-DC converter.
Fig.6.9. Proposed converter.
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6.3.2. Converter Operation
The proposed DC-DC converter, shown in Fig. 6.9, is made up of two half-bridge
converters stacked one on top of the other. Each half-bridge has an inductor (Lr = Lr1 =
Lr2) and two clamping diodes that are added to the basic half-bridge topology. The
inductor stores extra energy to extend the ZVS range while the clamping diodes minimize
any voltage ringing that may appear on either side of the transformer.
As stated in the previous section, each half-bridge is operated with a 50% duty
cycle and can be phase-shifted from 0o to 180o with respect to the other. This phaseshifting affects the voltage that is delivered to the current doubler filter input nodes F1
and F2, VF1 and VF2. When the phase-shift is 0o, Fig.6.10, there is no overlap between VF1
and VF2, the converter’s duty cycle is 50%, and the net output voltage, Vo, is at its
minimum. When the phase-shift is 180o, Fig.6.11, there is complete overlap between VF1
and VF2, the converter’s duty cycle is 100%, and Vo is at its maximum.
The output voltage can be regulated by phase-shifting the two half-bridges from
full load to very light load conditions, Fig.6.12 and 6.13.

Fig.6.10. Proposed converter with zero degree phase shift.
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Fig.6.11. Proposed converter with 180 degree phase shift.

ϕ
M1

VF1

Lo1
M2

Half-Bridge
Converter 1

Vo

Vdc
Half-Bridge
Converter 2

ϕ
N1

Lo2
N2

Fig.6.12. Proposed converter with

ϕ

VF2

degree phase shift.

157

ϕ

Fig.6.13. Waveforms with phase-shift control.

If the power transformer’s turn radio is N:1:1, the converter input and output
voltage relationship is described as:
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and the converter’s duty cycle is,

It should be noted that this converter actually transfers power from the primary to
the secondary during both D and 1-D periods. It is because of the fact that the converter
has two half-bridge converters in such a way that they always transfer energy from input
to the output.
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The converter has the following modes of operation. It is assumed that Lo1=Lo2,
C1=C2=C3=C4, turns-ratio of T1= turns ratio of T2=N and lower half-bridge has a phaseshift, ϕ , respect to the upper half-bridge. The key waveforms and the equivalent circuit
for each mode of operation are shown in Fig. 6.14.

ϕ
ϕ

Fig. 6.14. Typical waveforms describing modes of operation.
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Mode 1 (t1 < t < t2) (Separate Power Transferring for each HB):
During this mode, shown in Fig.6.15, switches S1 and S4 are ON. The voltage
across the primary of T1 is positive and the voltage across the primary of T2 is negative
and diodes D5 and D8 conduct. Energy is transferred from the primary side to the
secondary side of both T1 and T2. In this mode, each HB separately transfers energy to
the output. The voltage across the output inductors Lo1 and Lo2 are the same and equal to

89
4: −  and inductor currents iLo1 and iLo2 are increasing. The duration of this mode

depends on the phase-shift degree ϕ .

Fig.6.15. Mode 1 (t1 < t < t2)

Mode 2 (t2 < t < t3) (Lower HB Transition):
At t2, S4 is turned OFF and capacitor CS4 is charged and CS3 is discharged in
resonant fashion. The primary current of T2 also starts resonating down to zero.
(Fig.6.16)
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Fig.6.16. Mode 2 (t2 < t < t3)

To be able to achieve ZVS during this transition, the resonant peak of the capacitor
CS4 has to be higher than

89
2. The equations describe this mode are
=%
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In order to achieve ZVS for S3, it needs to have a delay time (td) before S3 turns on, for
the primary current of T2 to discharge completely the body capacitor of S3 and conduct
the body diode of S3 . According to (6.9) and (6.10) td can be expressed by
8 =
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During this mode, the primary voltage across T2 reverses its polarity and becomes
positive, which causes diode D10 to conduct and take over current iLo2 from D8. The top
half-bridge maintains it’s previous state and continues to apply a voltage to F1 through
diode D5.
Mode 3 (t3 < t < t4) (Power Sharing):
This mode starts when S3 turns on with ZVS. The polarity of T1 and T2 are both
positive and diodes D5 and D7 both conduct and share output current, iLo1 since the two
transformer outputs, VM1 and VM2, have almost the same voltage. In the meantime, D10
continues to conduct current iLo2 and iLo2 starts to decrease as -Vo is applied to Lo2. The
decrease of iLo2 and the increase of iLo1 leads to current ripple cancellation and output
current ripple minimization. (Fig. 6.17)
Mode 4 (t4 < t < t5) (Upper HB Transition):
At t4, S1 is turned off and CS2 is discharged and CS1 is charged in resonant fashion.
The primary current of T1 also starts resonating down to zero. (Fig. 6.18)
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Fig.6.17. Mode 3 (t3 < t < t4)

Fig.6.18. Mode 4 (t4 < t < t5)
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To be able to achieve ZVS during this transition, the resonant peak of the capacitor
CS1 has to be higher than

89
2 . In this mode, the delay time should be the same as that

for Mode 2,
8 =
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where Ip is the maximum transformer current and
I =
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to achieve ZVS for S2. The body-diode of S1 starts to conduct and continues. The voltage
across T1 starts to decrease and eventually reverses its polarity. Output inductor current
iLo2 still continues to flow through D10 until D6 starts to conduct.
Mode 5(t5 < t < t6) (Separate Power Transferring for each HB):
After S2 is turned on with ZVS at t5, inductor current iLr2 decreases to zero quickly
and then starts to build up in the opposite direction. When the iLr2 current reflected to the
secondary becomes greater than iLo2 then current is transferred from D10 to D6. In this
mode, each HB separately transfers energy to the output. The voltage across the output
inductors Lo1 and Lo2 are the same and equal to
and iLo2 are increasing. (Fig. 6.19)

89
4: −  and inductor currents iLo1
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Fig.6.19. Mode 5 (t5 < t < t6)

Time t6 is the end of the half switching cycle and another half-switching cycle
begins with the same modes, but with complimentary devices conducting current. Each
switching cycle has two such half switching cycles.
The proposed converter has the following features:
•

It can operate with ZVS from full-load to near no-load conditions. This is
because each converter switch is part of a HB converter that operates with
50% duty cycle. Since a HB converter with 50% duty cycle does not operate
with any freewheeling modes of operation as does a full-bridge converter,
there will always be sufficient energy to discharge the output witch
capacitances.

•

In addition to the fact that each converter switch is in a HB converter, it is
exposed to only half the input voltage as the converter has two HB
converter arranged in a multilevel structure. As a result, less energy is
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needed to discharge the output capacitor of each converter switch, which
further extends the load range over which the converter can operate with
ZVS to near no-load conditions.
•

Since the converter consists of two HB converters, which do not have
freewheeling modes of operation, the converter has near zero circulating
current as it transfers energy to the load during all modes of operation. This
is another source of efficiency improvement.

6.3.3. Design Procedure
A design procedure for the proposed converter is given along with an example to
demonstrate how the converter can be designed. The converter is to be designed with the
following parameters for the example:
Input voltage: Vdc = 550V
Output voltage: Vo = 48 V
Maximum output power: Po = 1.2 kW

Switching frequency: fsw = 1T

\]

= 50 kHz

A. Transformers turn-ratio and resonant inductor
The transformer turns ratio should be chosen with potential duty-cycle reduction in
mind. Duty-cycle reduction is due to the presence of inductors (Lr = Lr1 = Lr2) that are in
series with each transformer leakage inductance. As was stated at the beginning of
Section III, each half-bridge has an inductor (Lr = Lr1 = Lr2) and two clamping diodes that
are added to the basic half-bridge topology. The inductor stores extra energy to extend
the ZVS range while the clamping diodes minimize any voltage ringing that may appear
on either side of the transformer.
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The Lr1 and Lr2 resonant inductors cause a finite slope of rising and falling primary
current edges that impact the secondary voltage as shown in Fig.6.20 [89]. Based on
Fig.6.20, the duty cycle reduction can be expressed as;
∆ =

∆
∆

(6.14)

2
`
∆_ \] 2

(6.15)

8 
:89 `\]

(6.16)

and;
89
=
2
therefore
_ =

Fig.6.20. Effect of series inductor on duty cycle.

where Lr = Lr1 = Lr2 is the resonant inductor and Io is the maximum output load current, N

is the transformer turns ratio, Vdc is the dc bus voltage and `\] is the switching period.
The effective duty cycle can be expressed as:
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b

=  − _

(6.17)

By substituting (6.7) and (6.16) in (6.17)
b

8 
6
= 0.5 + 360 −
:89 `\]

(6.18)

Fig.6.21 shows the relation between the effective duty cycle and the resonant inductance

value, for 6 = 180° . Fig.6.21 shows that when the value of inductor increases the effect
duty cycle will decrease.
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Fig.6.21. Effective duty cycle versus resonant inductance.

By substituting (6.18) in (6.6)
89 b
∗i
j
4
:
89
8 
6
 =
∗ i0.5 + 360 −
j
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:89 `\]
 =

(6.19)
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Based on (6.19), the transformer turns ratio N can be obtained as (6.20);
:=

89  + N(89 ) − 128 E
8



(6.20)

Fig.6.22 shows the relation between the transformers turns ratio and the resonant
inductance of the transformers for Vdc = 550 V, Vo = 48V, fs=50 kHz, Po= 1.2 kW. As it
can be seen in Fig.6.22, when the value of inductor increases the transformer turns ratio
should be decreased. Based on Fig.6.21 and 6.22, the desired value for N and Lr can be
determined. For this example, N=2.5 and Lr=Lr1 = Lr2 =15 µH are chosen.
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Fig.6.22. Transformers turns ratio versus resonant inductance.

B. Delay time for ZVS
Based on equation (6.11), to have ZVS the delay time, which is the amount of time
between the turning off of one half-bridge switch and the turning on of another in the
same half-bridge is
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This is based on a quarter of the resonant cycle interaction between Lr and the output
capacitances of the switches.
C. Input Capacitors
Assuming that the four input capacitors each have the same voltage, the high
frequency voltage ripple across the capacitors can be calculated by considering the
current through the capacitors in a switching cycle. The maximum peak-peak ripple of an
input capacitor can be approximated by considering that at most, half of the maximum
reflected load current can charge or discharge the capacitor over 50% of the switching
cycle. This can be stated as
∆Vstu =

Iw T\
4NCtu

(6.23)

The value of each input capacitor can be obtained by rearranging (4.23) to give

Ctu =

Iw T\
4N∆Vstu

(6.24)

If ∆VCin = 0.2V, then the value for each capacitor should be 208uF. For this example, the
the value for C1 =C2 = C3 = C4 is chosen to be 220uF.

If there is any voltage difference between the two secondary windings of the two
transformers in parallel, the converter works the same as it does for all the modes of
operation shown in Fig.6.13 except for Mode 3. In this mode, there are two cases:
Case 1: VM1 is larger than VM2. In this case, D5 continues to conduct current as it does in
previous modes. D7 cannot conduct current until the end of this mode, when the polarity
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of the VM1 changes. This means that only the half-bridge converter with T1 delivers
power to the output during Mode 3.
Case 2: VM2 is larger than VM1. In this case, D5 conducts current at the start of Mode 3,
but current is transferred from D5 to D7 during this Mode. This means that only the halfbridge converter with T2 delivers power to the output during Mode 3.
As a result, one converter delivers more power to the output than the other if there is any
voltage difference between the two secondary windings of the two transformers. The
amount of power difference depends on the amount of phase shifting between the two
half-bridge converters. For example, the phase shift varies from 20o to 110o for the
converter design in this paper, which can result in one half-bridge converter delivering as
much as

( T )
01

% = 25% more power to the output than the other.

6.3.4. Experimental Results
A 1.2 kW, 550V/48V, 50 kHz DC-DC prototype was built to confirm the feasibility
of the converter. The converter was implemented with the following component values:
Power MOSFETs: IRFP460
Rectifier Diodes: V20300C
Freewheel Diodes: V20100
Resonant inductor: 10µH
Output Inductor: 25µH
Power Transformer: Turn Ratio = 25:10:10
Half bridge capacitors: 4 x 220 µF
Typical converter waveforms are shown in Fig. 6.23-6.26. Fig. 6.23 shows typical
gating and drain-source voltage waveforms of a switch. It shows that even at near zero
load, the converter switches work with ZVS as the drain-source voltage of a switch can
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be forced down to zero before the switch is turned on. Fig. 6.24 shows the primary
voltage and current of the T1 transformer for light load (5% of the full load). It shows that
the half-bridge switches operate with 50% duty cycle and there is no circulating current
in the circuit, even for light load. Fig. 6.25 shows voltage VM1 and VM2; it can be seen
that the two voltages are phase-shifted relative to teach other. Fig. 6.26 shows that there
is no ringing at the output rectifiers. This is due to the presence of the clamping diodes at
the primaries of both transformers.
Fig. 6.27 shows the efficiency of the proposed converter compared to other
previously proposed three-level DC-DC converters operating at 50 kHz. The most
important characteristic to note is the “flatness” of the efficiency curve of the proposed
converter; the proposed converter can operate with an excellent efficiency even under
light load conditions while other converter have a significantly lower light load
efficiency. This is because of the lack of freewheeling circulating current in the
transformer primary and the fact that the converter can operate with ZVS over almost the
full load range (except for the very lightest of loads).

Fig.6.23. Gate and drain-source waveforms for Po=60W.
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Fig.6.24. Transformer primary voltage and current waveforms (Po=60W).

Fig.6.25. Transformer secondary voltage waveforms (Po=900W).
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Fig.6.26. Voltages of rectifier diodes (Po=900W).
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Fig.6.27. Efficiency of the proposed converter at different output power.
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It should be noted that none of the diodes in the converter have any reverse
recovery issues. In the case of the primary side diodes, there is no reverse recovery
because the diodes turn on and off softly due to the presence of inductances in the
converter. For example, two primary side diodes are connected to a common node with
the cathode of one connected to the anode of another. At this node, there is a connection
for the main power transformer and a resonant inductor. Any rise or fall of current in the
primary diodes is therefore constrained by inductances and thus there is no reverse
recovery current in these diodes.
As for the secondary diodes, there is no reverse recovery because the commutation
of the current from a conducting diode to another diode is affected by the leakage
inductances of the transformer and by the lack of sufficient voltage to force the
commutation. Fig. 6.28 and 6.29 show the rectifier diode current and freewheeling diode
current respectively without reverse recovery current.

Fig.6.28 Current of a rectifier diode (Po=1200W).
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Fig.6.29 Current of a freewheeling diode (Po=1200W).

6.4.

Conclusion
A new three-level DC-DC converter was proposed in this chapter. The outstanding

feature of this converter is that it can operate with ZVS from full-load to near no-load
conditions with hardly any circulating freewheeling primary current due to its novel
structure. This structure is based on the stacking of two half-bridge converters that
operate with 50% duty cycle on top of each other, with voltage regulation performed by
phase-shifting one half-bridge with respect to the other. Since such half-bridge converters
do not have freewheeling modes of operation and since the converter switches are
exposed to only half the input voltage, the converter can have high efficiency even under
light load conditions. In the chapter, the basic operation of the converter was explained,
its features were stated, and its design was discussed. The feasibility of the converter was
experimentally confirmed with results obtained from a prototype.
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Chapter 7
7. Summary and Conclusion
7.1. Summary
AC-DC and DC-DC converters are widely used for electrical power conversion in
many industrial applications such as for telecom equipment, information technology
equipment, conventional and electric vehicles, space power systems and power systems
based on renewable energy resources. This thesis has focused on the use of multilevel,
three-level converter circuit structures (topologies) to improve the performance of ACDC and DC-DC switch-mode power supply converters.
Chapter 1 presented a literature survey of what can be considered to be the state of
the art for AC-DC and DC-DC converters. In this chapter, the drawbacks of previous
proposed converters were reviewed and the thesis objectives and outline were stated.
In Chapter 2, a new three-level, single-stage single-phase power-factor-corrected
(SSPFC) AC-DC PWM converter that operates with a single controller was presented.
The proposed converter operates with universal input voltage (90– 265 Vrms) and with a
better efficiency, less distorted input current, wider load operating range, and less output
inductor current ripple than previously proposed SSPFC converters. The advantageous
features of the proposed converter are due to the fact that it is a three-level converter,
which allows the uncontrolled primary-side dc bus voltage to be higher than what can be
allowed for two-level converters; therefore it does not have the design restrictions that
two-level converters have. The operation of the new converter was explained in detail
and analyzed, and its steady-state characteristics were determined. The converter’s design
was discussed and a design procedure was established and demonstrated with an
example. Experimental results obtained from a prototype confirmed the feasibility of the
new converter and its ability to meet IEC 1000-3-2 standards for electrical equipment.
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In Chapter 3, two modifications to the SSPFC converter introduced in Chapter 2
were proposed. The first modification was the addition of a simple auxiliary circuit that is
active only when the converter is operating under light load conditions. This auxiliary
circuit allows the converter to operate with significantly reduced output inductor current
ripple under heavy load conditions. As a result, secondary-side component peak current
stresses and the output voltage ripple are significantly reduced without making the light
load primary-side dc bus voltage excessive. The second modification was to make a small
change to the SSPFC converter presented in Chapter 2 to allow it to operate phase-shift
pulse-width modulation (PWM) instead of the conventional PWM method for three-level
converters. Doing so increased the efficiency of the converter, especially for light load
operation. The two modifications were briefly discussed and their effectiveness in
improving converter performance was confirmed with experimental results.
A new multilevel single-stage AC-DC converter was proposed in Chapter 4. This
converter was operated with two controllers – one controller that performed input PFC
and a second controller that regulated the output voltage. The outstanding feature of this
converter is that it can operate with a performance that is comparable to that of two-stage
converters, but at a lower cost as it has a single-stage converter topology. The basic
operating principles and modes of operation of the converter were explained in the
chapter and its design was discussed. The feasibility of the converter was confirmed with
experimental results that were obtained from a prototype converter.
In Chapter 5, the SSPFC single-controller converter that was proposed in Chapter 2
was modified for three-phase operation to see how well it could operate with a threephase input and with higher power levels. It was confirmed that this three-phase SSPFC
converter can operate with the advantageous features of the single-phase converter under
these conditions. Based on the new three-phase, three-level SSPFC converter, a new
three-phase, three-level SSPFC converter with interleaved input was derived and
proposed. The proposed interleaved converter has the advantageous features of the new
three-phase SSPFC converter, but with reduced input current ripple, which reduces input
section component stresses and EMI noise and filtering. The operation of the proposed
interleaved converter was explained in detail and analyzed, its steady-state characteristics
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were determined, and its design was discussed. The feasibility of the converter was
confirmed with experimental results obtained from a prototype converter.
Since it was determined that multilevel converter concepts can be used to improve
the performance of AC-DC switch-mode power supply converters, therefore, an effort
was made to investigate whether multilevel converter concepts can be used to improve
the performance of DC-DC converters. As a result, a new three-level DC-DC converter
was derived and this converter was proposed in Chapter 6. The outstanding features of
this converter are that it operates with zero-voltage switching (ZVS) from full-load to
near no-load conditions with hardly any circulating freewheeling primary current due to
its novel structure. This structure is based on stacking two half-bridge converters that
operate with 50% duty cycle on top of each other and voltage regulation is performed by
phase-shifting one half-bridge with respect to the other. Since such half-bridge converters
do not have freewheeling modes of operation and since the converter switches are
exposed to only half the input voltage, the converter has high efficiency even under light
load conditions; 95% for 10% of full load. The basic operation of the converter was
explained, its features were stated, and its design was discussed. The feasibility of the
converter has been experimentally confirmed with results obtained from a prototype.

7.2.

Conclusions
Based on the research that was performed, the following can be considered to be

the most significant conclusions of the thesis:
• It was determined in Chapter 2 that applying multilevel converter concepts to
single-phase, single-stage converters can result in a greater load operating range
and less input current distortion and output ripple than what can be achieved
with previously proposed single-stage PFC converters.
• It was determined in Chapter 3 that a SSPFC converter can be implemented with
a simple auxiliary circuit at its output that can help reduce output inductor
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current and output voltage ripple, without making the light load primary DC bus
voltage excessive.
• It was determined in Chapter 3 that making a modification to the multilevel
SSPFC converter proposed in Chapter 2 and operating it with the conventional
phase-shift PWM technique can result in increased power conversion efficiency.
• It was determined in Chapter 4 that converter proposed in Chapter 2 can be
successfully implemented with two controllers instead of just one to improve the
performance of the converter.
• It was determined in Chapter 5 that the multilevel SSPFC converter proposed in
Chapter 2 can be adapted for three-phase inputs, resulting in less input current
distortion and less output ripple that other previously proposed three-phase
SSPFC converters.
• It was determined in Chapter 5 that an interleaved input section can be
successfully integrated into the three-phase SSPFC multilevel converter to
produce an input current with significantly reduced input current ripple.
• It was determined in Chapter 6 that a multilevel DC-DC converter can operate
with high efficiency and a nearly flat efficiency vs. load curve for a wide load
range due to certain inherent properties of multilevel topologies.

7.3.

Contributions

The following are the most significant contributions of the thesis:
•

A new single-phase single-stage three-level PFC AC-DC PWM converter was
proposed. The proposed converter operates with universal input voltage (90–
265 Vrms) and with a better efficiency, less distorted input current, wider load
operating range and less output inductor current ripple than similar, previously
proposed converters of the same type.
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•

A new, simple auxiliary circuit was proposed to reduce the output voltage
ripple of single-stage PFC converters while avoiding excessive primary-side
dc bus voltages. This auxiliary circuit can be used for single-phase or threephase, two-level or three-level SSPFC converters.

•

A new single-phase single-stage three-level PFC AC-DC phase shift
modulation (PSM) converter was proposed. This converter can operate with
standard and readily available commercial ICs and with greater light load
efficiency than similar converters based on multilevel topologies.

•

A new AC-DC single–stage three-level converter with two controllers was
proposed. The proposed converter has the merits of the multilevel SSPFC
converter, and but can regulate the dc bus voltage like a two-stage converter.

•

A new three-phase single-stage three-level PFC AC-DC PWM converter was
proposed. The proposed converter operates with a better efficiency, less
distorted input current, wider load operating range, and less output inductor
current ripple than similar converters of the same type.

•

A new interleaved three-phase, single-stage three-level PFC AC-DC PWM
converter was proposed. The proposed converter can reduce the input ripple
current and therefore can reduce the size value of input filtering significantly.

•

A new multilevel DC-DC converter that can operate with zero-voltage
switching (ZVS) from almost no-load to full-load conditions and with reduced
circulating current was proposed. The efficiency curve of the proposed
converter shows a significant improvement over that of more conventional
two-stage converters.

•

Procedures for the design of these converters were established, thus enabling
power electronics personnel to implement these converters.
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•

The feasibility of all the new converters proposed in the thesis was confirmed
with results obtained from experimental, proof-of-concept, and laboratory
prototypes.

7.4.

Suggested Future Work

The following suggestions for future work can be made as a continuation of the
research that was performed in this thesis:
•

The single-stage AC-DC converters proposed in the thesis operate with hard
switching. No attempt was made to maximize converter efficiency by using
any zero-voltage switching or zero-current switching techniques to reduce
switching losses. Research can be done to investigate the use of such
techniques to improve converter efficiency – to see how effective these
techniques are and to see which techniques are the most effective.

•

The DC-DC multilevel converter proposed in Chapter 6 was operated with a
maximum load of 1.2 kW. Unlike conventional two-level converters, the
efficiency vs. load curve did not begin to dip before this load was reached.
Research can be performed to determine how the converter operates at heavier
loads and when the efficiency vs. load curve begins to dip.
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Appendix A

MATLAB Programs
A.1. Characteristic of a three-level single-phase single-stage ac-dc
Converter
clear all
clc
fsu=60;
fsw=50000;
fsn=2*fsw/fsu;
Tsw=1/fsw;
nn=1;
vinmin=220;
N=2.5;
Lo= 15e-6;
Laux=30e-6;

%************** Calculating D and Vbus **************************
for po=100:100:1000
jj=1;
for D=0.05:0.001:0.85
vbus=2*vo*N/D;

status= (po/vo)-(1/2)*(((vbus/(2*N))-vo)/Lo)*(D/(2*fsw));
if status >=0
vbus=2*vo*N/D; %CCM
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Icboutave=(po/vo)*D/(2*N);
else
vbus = 2*N *(vo+sqrt(vo^2+(16*po*Lo/(Tsw*D^2))))/2; %DCM
Icboutave=(D^2/(4*N*Lo*fsw))*(vbus/(2*N)-vo);
end

fsn=round(fsn);
Icbinave1=0;

for kk=1:fsn
vsk = vinmin*sqrt(2)*abs(sin(2*pi*kk/fsn));
K1 = ((D^2)/(4*Laux*fsw))*(vsk*vsk)/(1-vsk/vbus);

Icbinave2=Icbinave1+K1;
Icbinave1=Icbinave2;
end

pin=Icbinave2/(2*fsn);
error(jj)=abs(po - pin);
jj=jj+1;
end

[x I]=min(error);
D=(1/1000)*(I-1)+0.05;
DD(nn)=D;

vbus=2*vo*N/D;
status= (po/vo)-(1/2)*(((vbus/(2*N))-vo)/Lo)*(D/(2*fsw));

if status >=0
vbus=2*vo*N/D; %CCM

194
else
vbus = 2*N *(vo+sqrt(vo^2+(16*po*Lo/(Tsw*D^2))))/2; %DCM
end

VBUS(nn)=vbus/2;
RESULT=[VBUS ; DD*0.5]
nn=nn+1;
end

po=100:100:1000;
RESULT=[VBUS ; DD*0.5]
Plot(po,VBUS)
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A.2. Design on Inductor for a three-level single-phase single-stage
ac-dc Converter

clear all
clc

vo=48;
po=1000;
fsu=60;
Tsu=1/fsu;
fsw=50000;
Tsw=1/fsw;
Dmax=0.75;
fsn=2*fsw/fsu;

vinmin=90;
vbusmin=300;

for k=0:fsn-1

vsk(k+1)=vinmin*sqrt(2)*abs(sin(2*pi*k/fsn));
K1(k+1)=(vsk(k+1)*vsk(k+1))/(1-(vsk(k+1)/vbusmin));

end

K=mean(K1);
L= ((Dmax^2)/(4*po*fsw))*K
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A.3. Characteristic of a three-level three-phase single-stage ac-dc
Converter
clear all
clc
vo=48;
fsu=60;
fsw=50000;
fsn=2*fsw/fsu;
Tsw=1/fsw;
nn=1;
vinmin=220/sqrt(3);

N=3;
Lo= 11e-6;
Laux=60e-6;

%************** Calculating D and Vbus **************************
for po=100:200:300

jj=1;
for D=0.1:0.001:0.7
vbus=2*vo*N/D;

status= (po/vo)-(1/2)*(((vbus/(2*N))-vo)/Lo)*(D/(2*fsw));

if status >=0

vbus=2*vo*N/D; %CCM
Icboutave=(po/vo)*D/N;
else
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vbus = 2*N *(vo+sqrt(vo^2+(16*po*Lo/(Tsw*D^2))))/2; %DCM
Icboutave=(D^2/(4*N*Lo*fsw))*(vbus/(2*N)-vo);
end

fsn=round(fsn);
Icbinave1=0;

for kk=1:fsn
vska =vinmin*sqrt(2)*abs(sin(2*pi*kk/fsn));
vskb =vinmin*sqrt(2)*abs(sin(2*pi*kk/fsn-2*pi/3));
vskc =vinmin*sqrt(2)*abs(sin(2*pi*kk/fsn+2*pi/3));

K1=(D^2/(4*Laux*fsw*sqrt(3)))*((vska*vska)/(1- vska/vbus))
+(D^2/(4*Laux*fsw*sqrt(3)))*((vskb*vskb)/(1-vskb/vbus))
+(D^2/(4*Laux*fsw*sqrt(3)))*((vskc*vskc)/(1-vskc/vbus));

Icbinave2=Icbinave1+K1;
Icbinave1=Icbinave2;
end

Icbinave=Icbinave1/fsn;
error(jj)=abs((po-2*Icbinave));

jj=jj+1;
end
[x I]=min(error);
D=(1/1000)*(I-1)+0.1;
DD(nn)=D;

vbus=2*vo*N/D;
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status= (po/vo)-(1/2)*(((vbus/(2*N))-vo)/Lo)*(D/(2*fsw));

if status >=0
vbus=2*vo*N/D; %CCM
else
vbus = 2*N *(vo+sqrt(vo^2+(16*po*Lo/(Tsw*D^2))))/2; %DCM
end

VBUS(nn)=vbus/2;
RESULT=[VBUS ; DD]
nn=nn+1;
end

tt=100:200:1500;
plot(tt,VBUS)
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A.4. Design on Inductor for a three-level three-phase single-stage acdc Converter
clear all
clc

vo=48;
po=1500;
fsu=60;
Tsu=1/fsu;
fsw=50000;
Tsw=1/fsw;
Dmax=0.75;
fsn=2*fsw/fsu;
vinmin=128;
vbus=520;

Icbinave1=0;
for kk=1:fsn
vska =vinmin*sqrt(2)*abs(sin(2*pi*kk/fsn));
vskb =vinmin*sqrt(2)*abs(sin(2*pi*kk/fsn-2*pi/3));
vskc =vinmin*sqrt(2)*abs(sin(2*pi*kk/fsn+2*pi/3));

K1=(Dmax^2/(4*fsw))*((vska*vska)/(1vska/vbus))+(Dmax^2/(4*fsw))*((vskb*vskb)/(1vskb/vbus))+(Dmax^2/(4*fsw))*((vskc*vskc)/(1-vskc/vbus));
Icbinave2=Icbinave1+K1;
Icbinave1=Icbinave2;
end

L=Icbinave1/(fsn*po*sqrt(3))
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